Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AXP2G07GM125

Name: 74AXP2G07GM125
Brand: Nexperia USA Inc.
SKU: 74AXP2G07GM125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AXP2G07GM125

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AXP2G07GM125.pdf

Description:: 74AXP2G07GM - BUFFER, AXP SERIES

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,722

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AXP2G07GM125 from Nexperia is a dual non-inverting buffer IC with open-drain outputs, Schmitt-trigger inputs, and IOFF partial power-down capability. It operates across 0.7 V–2.75 V supply range, delivers <0.6 μA max static ICC at 85 °C, and supports -40 °C to +85 °C industrial temperature range. Used in level-shifting I²C bus interfaces and low-power sensor signal conditioning.

For engineers reviewing the 74AXP2G07GM125 datasheet, 74AXP2G07GM125 pinout, 74AXP2G07GM125 application, or 74AXP2G07GM125 equivalent, key selection criteria include open-drain drive strength (±20 mA), ultra-low input capacitance (0.5 pF), IOFF-enabled power sequencing, and compatibility with sub-1V logic domains in portable and battery-powered systems.

Technical Context

This device integrates two independent non-inverting buffers, each with Schmitt-trigger inputs enabling robust noise immunity against slow-rising signals and rail-to-rail input voltage tolerance up to 2.75 V. The IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.

Dynamic performance is characterized by propagation delays as low as 1.2 ns (typ.) at VCC = 2.7 V and load-independent transition times under 0.9 ns. Power dissipation is minimized via CPD = 1.0 pF (VCC = 1.2 V) and static ICC ≤ 0.6 μA at 85 °C, making it suitable for always-on subsystems.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.7 V to 2.75 V - enables direct interfacing with 0.8 V, 1.2 V, 1.8 V, and 2.5 V logic domains without level shifters
IOFF Leakage Current	≤ 0.01 μA at VCC = 0 V - prevents backfeed current during partial power-down in multi-rail systems
Input Capacitance	0.5 pF (typ.) - minimizes loading on high-impedance sources like crystal oscillators or sensor outputs
Output Drive Strength	±20 mA sink/source - supports driving 1000 pF loads or multiple CMOS inputs in fan-out-critical paths
Propagation Delay	1.2 ns (min) at VCC = 2.7 V - ensures timing integrity in high-speed control signaling (e.g., reset distribution)
Operating Temperature	-40 °C to +85 °C - qualified for industrial-grade embedded controllers and automotive body electronics
ESD Rating	HBM > 2000 V, CDM > 1000 V - reduces need for external protection in space-constrained PCB layouts

Pinout & Package

XSON6 plastic extremely thin small outline package (SOT886); no leads; 6-terminal surface-mount; body dimensions 1.0 × 1.45 × 0.5 mm; thermal padless; moisture sensitivity level MSL3.

Pin/Terminal	Circuit Role	Design Meaning
1	1A	First buffer input - accepts voltages up to 2.75 V regardless of VCC; Schmitt-trigger threshold improves noise margin
2	GND	Digital ground reference - must be connected directly to system ground plane to maintain low-noise operation
3	2A	Second buffer input - electrically isolated from 1A; supports independent signal routing
4	2Y	Second open-drain output - requires external pull-up to define HIGH state; compatible with mixed-voltage buses
5	VCC	Supply voltage input - powers both buffers; IOFF activates automatically when VCC = 0 V
6	1Y	First open-drain output - sinks current only; HIGH state defined by external pull-up resistor value and voltage

Key Features

Feature	Design Value
Schmitt-trigger inputs	Enables reliable switching with slow-edge signals (e.g., mechanical switch debouncing or RC-filtered sensor outputs)
IOFF partial power-down	Prevents destructive back-current flow when VCC is off but I/O pins remain biased - critical for hot-swap and power-gated subsystems
Ultra-low dynamic power	CPD = 1.0 pF at VCC = 1.2 V reduces switching power to <1.5 μW per gate at 1 MHz, extending battery life
Wide VCC compatibility	Operates down to 0.7 V - supports next-generation ultra-low-voltage microcontrollers and energy-harvesting nodes
Open-drain outputs	Allows wired-AND logic, I²C/SMBus bus sharing, and level translation between disparate voltage domains

Applications

Industrial Sensor Interface

I²C Bus Level Shifting

Use Scenario: Connecting analog temperature/humidity sensors with slow-rising output signals to a 1.8 V MCU ADC input.

IC Role / Device Role / Timing Role: Dual buffer conditions sensor outputs using Schmitt-trigger inputs to reject EMI-induced glitches; open-drain outputs interface to MCU GPIOs with configurable pull-ups.

Use Value: Eliminates external RC filtering and discrete logic, reducing BOM count while maintaining timing accuracy within ±2 ns jitter budget.

Use Scenario: Interfacing a 3.3 V master controller to 1.2 V slave devices on a shared I²C bus.

IC Role / Device Role / Timing Role: Acts as bidirectional level translator: 3.3 V side pulls up to 3.3 V, 1.2 V side connects to 1.2 V domain; open-drain structure preserves bus arbitration.

Use Value: Enables interoperability without timing skew or voltage violation - meets I²C standard rise-time requirements (<1000 ns) at 400 kHz.

Power Sequencing Control

Reset Signal Distribution

Use Scenario: Coordinating startup order of multiple voltage rails (e.g., 1.2 V core before 3.3 V I/O) in FPGA-based systems.

IC Role / Device Role / Timing Role: Buffers enable/disable signals between power management ICs; IOFF isolates downstream circuits during rail ramp-up.

Use Value: Prevents latch-up during staggered power application - verified with >100 mA latch-up immunity per JESD78 Class II.

Use Scenario: Distributing a single reset pulse from a supervisor IC to six low-voltage peripherals with different VCC domains.

IC Role / Device Role / Timing Role: Dual buffer fans out reset signal; open-drain outputs allow individual pull-up voltages matching each peripheral's VCC.

Use Value: Ensures monotonic, glitch-free reset assertion across all domains - propagation delay variation <0.3 ns between channels.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual open-drain buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G07DBVR	Higher VCC min (1.65 V), no Schmitt inputs, IOFF not supported	Not suitable for sub-1V systems or partial power-down designs	Select only if operating exclusively above 1.65 V and power sequencing is not required
74LVC2G17GW,125	Same XSON6 package, Schmitt inputs, but push-pull (not open-drain) outputs	Cannot perform wired-AND or I²C translation; requires separate level-shifting circuitry	Choose when driving single-ended loads with fast edge rates and no bus-sharing requirement

Compared with SN74LVC2G07DBVR and 74LVC2G17GW,125, the 74AXP2G07GM125 uniquely combines sub-1V operation, Schmitt-trigger noise immunity, and IOFF-enabled safe power-down - making it the only option for battery-powered IoT nodes requiring mixed-voltage interoperability and zero-power-state isolation.

Availability

74AXP2G07GM125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus expansion, power sequencing control, and reset signal distribution requiring stable component supply across extended temperature and ultra-low-voltage operation.

Supply support for 74AXP2G07GM125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions, serving automotive, industrial, and consumer markets with JEDEC-qualified components.

The 74AXP series targets ultra-low-power, wide-VCC logic interfacing - designed specifically for energy-constrained and mixed-voltage applications in portable, wearable, and industrial edge devices.

FAQ

Can 74AXP2G07GM125 operate with VCC = 0.7 V while inputs are at 2.75 V?

Yes. Input voltage tolerance is specified up to 2.75 V independent of VCC, and the Schmitt-trigger input stage remains functional at VCC = 0.7 V. This allows interfacing legacy 3.3 V sensors with next-gen sub-1V processors without external level shifters.

What is the maximum capacitive load the open-drain outputs can drive reliably?

The outputs are rated for ±20 mA sink/source and maintain specified propagation delay (≤3.9 ns max) up to 100 pF load capacitance. For loads exceeding 100 pF, rise time increases linearly with CL; design margin requires limiting total bus capacitance to ≤400 pF for 400 kHz I²C compliance.

Does IOFF functionality require external control signals?

No. IOFF is fully automatic and activated when VCC drops below ~0.2 V. No enable pin or external bias is needed - the internal circuitry detects VCC collapse and disables output FETs within nanoseconds to block back-current, satisfying JEDEC JESD76 requirements.

Is 74AXP2G07GM125 qualified for automotive applications?

No. This part is specified for industrial temperature range (-40 °C to +85 °C) and is not AEC-Q200 qualified. Nexperia offers automotive-grade variants (e.g., 74AXP2G07GMJ) with extended testing and PPAP documentation for chassis, body, and infotainment systems.

74AXP2G07GM125 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AXP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Not For New Designs

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: -, 8mA

Voltage - Supply:: 0.7V ~ 2.75V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON (1.45x1)

74AXP2G07GM125 FAQ

1.How can I place an order for 74AXP2G07GM125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AXP2G07GM125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AXP2G07GM125 reliable?

The price and inventory of 74AXP2G07GM125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP2G07GM125 is usually 5 days.

3.What payment methods are accepted for 74AXP2G07GM125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP2G07GM125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AXP2G07GM125?

74AXP2G07GM125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AXP2G07GM125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AXP2G07GM125?

For technical support, including 74AXP2G07GM125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP2G07GM125 requirements.

6.How does Aetrix verify that 74AXP2G07GM125 is sourced from the original manufacturer or authorized distributors?

All 74AXP2G07GM125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP2G07GM125 meets industry standards.

7.What is the process for return or replacement of 74AXP2G07GM125?

All 74AXP2G07GM125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP2G07GM125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AXP2G07GM125 part is unused and in its original packaging.

Return procedure for 74AXP2G07GM125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…