Nexperia USA Inc. 74AXP2G17GMH
- Part No.:
- 74AXP2G17GMH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP2G17GMH.pdf
- Description:
- IC BUFFER NON-INVERT 2.75V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP2G17GMH from Nexperia is a dual Schmitt trigger buffer IC designed for signal conditioning in ultra-low-voltage digital systems. It operates across 0.7 V to 2.75 V supply, delivers 2.5 pF typical dynamic power dissipation at 1.2 V, supports IOFF partial power-down mode, and provides jitter-free output shaping for slow-rising inputs in battery-powered sensor interfaces and portable logic translation.
For engineers reviewing the 74AXP2G17GMH datasheet, 74AXP2G17GMH pinout, 74AXP2G17GMH application, or 74AXP2G17GMH equivalent, this page delivers verified package mapping (SOT886/XSON6), confirmed Schmitt hysteresis thresholds (VT+ = 0.4VCC–0.7VCC at 1.1–1.95 V), real-world propagation delay (1.5–4.2 ns over temperature), IOFF leakage (<0.5 µA at 85 °C), and validated alternatives for low-power dual-buffer replacement.
Technical Context
This device implements two independent Schmitt-trigger input buffers with rail-to-rail input tolerance up to 2.75 V and IOFF circuitry that disables outputs during VCC = 0 V to prevent backflow current. Its hysteresis voltage (VH) ranges from 0.1VCC to 0.4VCC depending on VCC, enabling robust noise rejection in noisy environments.
Dynamic performance is characterized by propagation delay (tpd) as low as 1.2 ns (typical at 2.3–2.7 V) and transition time <1.0 ns (at VCC = 2.7 V), while static power consumption remains below 0.6 µA maximum at 85 °C - making it suitable for always-on wake-up signal conditioning in energy-constrained subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - enables direct interface with sub-1V logic families and multi-rail IoT SoCs without level shifters. |
| Propagation Delay (tpd) | 1.2–4.2 ns - ensures timing-critical signal edge sharpening in high-speed sensor wake-up paths. |
| Hysteresis Voltage (VH) | 0.1VCC to 0.4VCC - provides adaptive noise immunity across operating voltages, rejecting transients ≤10% of VCC. |
| IOFF Leakage Current | <0.5 µA at 85 °C - guarantees safe bus isolation during partial power-down in mixed-supply systems. |
| Input Capacitance (CI) | 0.5 pF typical - minimizes loading on high-impedance sources like crystal oscillator outputs or capacitive touch sensors. |
| Power Dissipation Capacitance (CPD) | 2.5 pF at VCC = 1.2 V - enables accurate dynamic power estimation (PD = CPD × VCC² × fi) for battery life modeling. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886), body size 1.0 × 1.45 × 0.5 mm, no leads, 6-terminal surface-mount package with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Channel 1 input | Accepts input signals up to 2.75 V regardless of VCC; Schmitt-triggered for noise immunity. |
| GND | Ground reference | 0 V reference for all I/O and internal circuitry; must be low-impedance for stable hysteresis behavior. |
| 2A | Channel 2 input | Independent Schmitt input identical to 1A; supports dual-signal conditioning in single footprint. |
| 2Y | Channel 2 output | CMOS-compatible output with VOH ≥0.825 V (at VCC = 1.1 V, IO = −2 mA) and VOL ≤0.275 V. |
| VCC | Supply voltage | Single supply input; IOFF activates automatically when VCC = 0 V, disabling both outputs. |
| 1Y | Channel 1 output | Matched drive strength and timing to 2Y; supports fan-out to multiple downstream CMOS loads. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent Schmitt triggers | Enables simultaneous conditioning of two asynchronous signals (e.g., reset + interrupt) without cross-talk or shared threshold drift. |
| IOFF partial power-down | Prevents destructive back-current flow when VCC is off but inputs remain biased - critical for hot-swap and multi-voltage domain designs. |
| Sub-1V operation capability | Functional down to 0.7 V supply allows integration into emerging ultra-low-power microcontrollers and energy-harvesting nodes. |
| JEDEC-compliant voltage standards | Validated for JESD8-12A.01 (1.1–1.3 V), JESD8-11A.01 (1.4–1.6 V), and other industry-standard voltage bands. |
| Low-noise overshoot/undershoot | <10% of VCC ensures clean transitions into sensitive analog or RF sections without requiring external filtering. |
Applications
| Wearable Sensor Interface | IoT Edge Node Wake-Up |
|---|---|
|
Use Scenario: Conditioning slow-rising analog comparator outputs from motion or environmental sensors before feeding into an MCU's GPIO interrupt pin. IC Role / Device Role / Timing Role: Dual Schmitt buffer providing hysteresis-based noise rejection and sharp edge generation for reliable wake-up triggering. Use Value: Eliminates false interrupts caused by EMI or supply ripple, reducing average system current by avoiding spurious wake cycles. |
Use Scenario: Debouncing and edge-sharpening of mechanical switch or reed relay signals in battery-powered smart meters or asset trackers. IC Role / Device Role / Timing Role: Signal conditioner converting sluggish mechanical transitions into clean, jitter-free logic edges for low-power timer or RTC alarm inputs. Use Value: Enables use of ultra-low-leakage switches without compromising response time or increasing firmware debounce overhead. |
| Multi-Rail Logic Translation | Always-On System Monitor |
|
Use Scenario: Interfacing 1.2 V FPGA I/O banks with 1.8 V sensor outputs in compact embedded controllers. IC Role / Device Role / Timing Role: Level-agnostic Schmitt buffer accepting 2.75 V inputs while powered from 1.2 V, eliminating need for discrete level shifters. Use Value: Reduces BOM count and PCB area versus dual-device solutions, while maintaining timing integrity across voltage domains. |
Use Scenario: Monitoring brown-out detection or thermal shutdown signals in industrial controllers where main supply may be cycled. IC Role / Device Role / Timing Role: Always-active buffer with IOFF protection, ensuring safe isolation of monitor signals during main power ramp-down. Use Value: Prevents latch-up or bus contention when monitoring circuits remain live while host processor powers off. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual Schmitt trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G17DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 µA max); no IOFF; 5-pin SOT-23 package. | Not suitable for sub-1V operation or partial power-down systems; requires external pull-ups for open-drain compatibility. | Select only if operating above 1.65 V and IOFF is not required. |
| 74LVC2G17GW,125 | Same XSON6 package; VCC = 1.65–5.5 V; no IOFF; higher CPD (6.5 pF); -40 °C to +125 °C rating. | Higher temperature grade but lacks power-down safety; unsuitable for battery-backed or multi-rail isolation scenarios. | Choose only for extended-temperature industrial applications where VCC ≥1.65 V and IOFF is unnecessary. |
Compared with SN74LVC2G17DBVR and 74LVC2G17GW,125, the 74AXP2G17GMH uniquely supports sub-1V operation, guarantees IOFF protection, and achieves lower dynamic capacitance - making it the sole option for energy-harvesting and partial-power-down designs requiring dual-channel Schmitt buffering.
Availability
74AXP2G17GMH is available at Aetrix Electronics and suitable for wearable sensor interfaces, IoT edge node wake-up circuits, and multi-rail logic translation requiring stable component supply across global production volumes.
Supply support for 74AXP2G17GMH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance, energy-efficient logic, analog, and discrete components for automotive, industrial, and consumer markets.
The 74AXP series targets ultra-low-power digital signal conditioning, with the 74AXP2G17GMH specifically engineered for battery-sensitive applications requiring dual Schmitt buffering and robust partial-power-down behavior.
FAQ
What is the minimum supply voltage at which 74AXP2G17GMH guarantees full functionality?
The device is fully specified from 0.7 V to 2.75 V per JEDEC standards. At VCC = 0.7 V, propagation delay increases to 39 ns (max) and VOH drops to 0.69 V, but all logic functions, IOFF, and Schmitt thresholds remain guaranteed per datasheet Table 6 and Table 7.
Does 74AXP2G17GMH support mixed-voltage I/O, such as 2.75 V inputs while powered from 1.2 V?
Yes. Inputs accept voltages up to 2.75 V regardless of VCC level, as confirmed in Table 5 (VI max = +3.3 V) and Table 6 (VI max = +2.75 V in active mode). This enables safe interfacing with higher-voltage peripherals without level shifters.
How does the IOFF feature behave when VCC is ramping or floating?
IOFF activates when VCC falls below ~0.2 V, disabling both outputs and limiting back-current to ≤0.5 µA (max at 85 °C). During VCC ramp-up, outputs remain in high-impedance until VCC exceeds ~0.5 V, preventing glitching - verified in functional description Section 7 and Table 7 (IOFF leakage).
Can 74AXP2G17GMH replace 74LVC2G17 in existing designs without layout changes?
No. Although both are dual Schmitt buffers in XSON6 packages, 74AXP2G17GMH uses SOT886 (1.0 × 1.45 mm), while 74LVC2G17 variants use SOT1115 (0.9 × 1.0 mm) or SOT1202 (1.0 × 1.0 mm). Pinout is identical, but solder paste stencil and reflow profile must be adjusted for the larger SOT886 footprint.
74AXP2G17GMH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON (1.45x1)
74AXP2G17GMH FAQ
1.How can I place an order for 74AXP2G17GMH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP2G17GMH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP2G17GMH reliable?
The price and inventory of 74AXP2G17GMH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP2G17GMH is usually 5 days.
3.What payment methods are accepted for 74AXP2G17GMH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP2G17GMH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP2G17GMH?
74AXP2G17GMH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP2G17GMH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP2G17GMH?
For technical support, including 74AXP2G17GMH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP2G17GMH requirements.
6.How does Aetrix verify that 74AXP2G17GMH is sourced from the original manufacturer or authorized distributors?
All 74AXP2G17GMH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP2G17GMH meets industry standards.
7.What is the process for return or replacement of 74AXP2G17GMH?
All 74AXP2G17GMH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP2G17GMH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP2G17GMH part is unused and in its original packaging.
Return procedure for 74AXP2G17GMH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP2G17GMH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

