Nexperia USA Inc. 74AXP2G34GMH
- Part No.:
- 74AXP2G34GMH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP2G34GMH.pdf
- Description:
- IC BUFFER NON-INVERT 2.75V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,784
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP2G34GMH from Nexperia is a low-power dual buffer IC with Schmitt-trigger inputs, designed for signal conditioning and noise-immune level translation in ultra-low-voltage systems. It operates across 0.7 V to 2.75 V supply, delivers <2.0 ns propagation delay at 2.3–2.7 V, supports partial power-down via IOFF, and is packaged in a 1.0 × 1.45 × 0.5 mm XSON6 (SOT886) package for space-constrained PCBs.
For engineers reviewing the 74AXP2G34GMH datasheet, 74AXP2G34GMH pinout, 74AXP2G34GMH application, or 74AXP2G34GMH equivalent, key selection criteria include its sub-1 µA static ICC at 85 °C, 0.5 pF input capacitance, IOFF-enabled bus hold during power sequencing, and JEDEC-compliant voltage ranges for 1.2 V, 1.8 V, and 2.5 V logic domains.
Technical Context
This device implements two independent non-inverting buffers with Schmitt-trigger inputs-each providing hysteresis of ~150 mV at VCC = 1.2 V-to reject slow-rising noise on I²C, GPIO, or reset lines. Its IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current up to ±20 mA while allowing input/output pins to tolerate voltages up to 2.75 V regardless of supply state.
Dynamic performance is optimized for low-capacitance loads: typical CPD = 2.4 pF at VCC = 1.2 V enables <1 µW dynamic power at 1 MHz switching, and output transition times remain under 1.0 ns at VCC = 2.7 V with CL = 5 pF, supporting clean edge integrity in high-density mixed-signal layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - Enables direct interface with 0.8 V core rails, 1.2 V I/O, and 1.8/2.5 V peripherals without level shifters. |
| Propagation Delay | 2.0 ns max at VCC = 2.3–2.7 V - Ensures timing-critical signal buffering with minimal added latency in clock distribution paths. |
| IOFF Leakage | ±0.1 µA max at VCC = 0 V - Prevents disruptive current flow during hot-plug or partial power-down sequences in modular systems. |
| Input Capacitance | 0.5 pF typical - Reduces capacitive loading on driving sources, preserving rise/fall times in high-speed control lines. |
| Static Supply Current | 0.6 µA max at 85 °C - Supports always-on monitoring circuits with multi-year battery life in IoT endpoint nodes. |
| ESD Robustness | HBM >2 kV, CDM >1000 V - Withstands handling and board-level ESD events without external protection components. |
Pinout & Package
74AXP2G34GMH uses the XSON6 plastic extremely thin small outline package (SOT886), measuring 1.0 × 1.45 × 0.5 mm with no leads and a wettable flank for automated optical inspection. Pin 1 is marked by a lower-left corner indicator below the RA marking code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Buffer 1 input | Schmitt-triggered input accepting 0–2.75 V regardless of VCC state; enables noise-tolerant wake-up signaling. |
| GND | Ground reference | Common return path for both buffers; must be low-impedance to maintain IOFF functionality and noise immunity. |
| 2A | Buffer 2 input | Independent Schmitt input; allows asynchronous buffering of two separate control signals (e.g., EN and RESET). |
| 2Y | Buffer 2 output | Active-high non-inverting output with rail-to-rail swing; drives loads up to ±8 mA at VCC ≥ 2.3 V. |
| VCC | Power supply | Single-supply rail powering both buffers; IOFF activation occurs automatically when VCC drops below 0.1 V. |
| 1Y | Buffer 1 output | Output electrically isolated from 2Y; supports independent fan-out to separate subsystems without crosstalk. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Provides 150 mV typical hysteresis to suppress chatter on slow or noisy control lines like pushbutton interfaces or sensor alerts. |
| IOFF partial power-down | Disables outputs and blocks backflow current when VCC = 0 V, enabling safe insertion/removal in live backplanes or hot-swap modules. |
| Ultra-low dynamic power | CPD = 2.4 pF at 1.2 V enables <1 µW dissipation at 1 MHz-critical for energy harvesting and battery-powered edge nodes. |
| Multi-voltage JEDEC compliance | Validated per JESD8-12A.01 (1.1–1.3 V), JESD8-11A.01 (1.4–1.6 V), and JESD8-5A.01 (2.3–2.7 V) for guaranteed interoperability across voltage domains. |
| 0.5 pF input capacitance | Minimizes loading on high-impedance sources such as crystal oscillator outputs or analog comparator stages. |
Applications
| Industrial Sensor Interface | Low-Power MCU GPIO Expansion |
|---|---|
Use Scenario: Buffering analog sensor alert outputs (e.g., temperature threshold crossing) into noisy factory-floor PLC inputs. IC Role / Device Role / Timing Role: Dual Schmitt buffer isolates and cleans two independent interrupt signals before routing to MCU NVIC inputs. Use Value: Eliminates false triggers caused by EMI-induced ringing on long traces, reducing firmware debounce overhead by >90%. | Use Scenario: Extending limited GPIO count on an ARM Cortex-M0+ microcontroller in a wearable health monitor. IC Role / Device Role / Timing Role: Level-translating and buffering two additional control lines (LED enable + buzzer trigger) from 1.2 V core to 1.8 V peripheral domain. Use Value: Enables direct connection without discrete FETs or resistive dividers, saving 3.2 mm² PCB area and cutting BOM cost by $0.08/unit. |
| USB-C Port Power Management | IoT Node Reset Sequencing |
Use Scenario: Conditioning CC line status signals and VCONN enable commands in USB-C receptacle circuits. IC Role / Device Role / Timing Role: Dual buffer ensures clean, glitch-free assertion of port power delivery negotiation signals during plug insertion. Use Value: Prevents spurious PD contract renegotiation due to contact bounce, improving plug/unplug reliability to >10,000 cycles. | Use Scenario: Managing coordinated reset release between ultra-low-power PMIC and application SoC in NB-IoT trackers. IC Role / Device Role / Timing Role: Holding SoC reset active until PMIC stabilization, then releasing both reset and watchdog enable lines synchronously. Use Value: Guarantees deterministic boot sequence with <100 ns skew between dual outputs, eliminating race-condition lockups. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC2G34GM | Higher minimum VCC (1.65 V), no Schmitt inputs, IOFF not supported | Requires clean input edges; unsuitable for partial power-down or sub-1.65 V operation | Select only if system operates strictly at 1.8 V+ with controlled edge rates and full-power operation. |
| SN74AUP2G34DSFR | Lower ICC (0.2 µA typ), wider VCC range (0.8–3.6 V), but larger X2SON8 package (1.45 × 1.0 mm) | Supports higher-voltage domains but occupies 42% more board area than SOT886 | Prefer when 3.3 V compatibility or lowest possible static power is mandatory and space permits. |
Compared with 74LVC2G34GM, the 74AXP2G34GMH adds Schmitt noise immunity and IOFF for robust low-voltage operation; versus SN74AUP2G34DSFR, it trades 0.4 µA lower ICC for 30% smaller footprint and guaranteed 0.7 V start-up-making it optimal for miniaturized, battery-sensitive designs.
Availability
74AXP2G34GMH is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power MCU GPIO expansion, USB-C port management, and IoT node reset sequencing requiring stable component supply across extended temperature and voltage ranges.
Supply support for 74AXP2G34GMH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The AXP ultra-low-power logic family-including the 74AXP2G34GMH-is engineered specifically for energy-constrained applications demanding sub-1 µA static current, wide-VCC operation, and robust IOFF behavior in compact packages.
FAQ
Does 74AXP2G34GMH support true bidirectional operation?
No. The 74AXP2G34GMH is a unidirectional dual buffer with fixed input (1A, 2A) and output (1Y, 2Y) terminals. It lacks bus transceiver functionality, direction control pins, or internal tri-state logic-its architecture is strictly non-inverting and output-only.
Can 74AXP2G34GMH drive a 50 pF load at 10 MHz without signal degradation?
Yes, but with increased propagation delay and power. At VCC = 2.7 V and CL = 50 pF, tpd rises to ~4.5 ns (vs. 2.0 ns at 5 pF), and dynamic power increases to ~25 µW. The output remains functional within specifications, though edge rate degrades slightly due to CO = 1.0 pF and drive strength limitations.
What is the maximum allowable input voltage when VCC = 0 V?
Inputs tolerate up to 2.75 V even when VCC = 0 V, thanks to integrated clamping diodes and IOFF isolation. This allows hot-insertion into live buses and safe interfacing with powered subsystems during system power-down sequences without damage or leakage.
Is the SOT886 package compatible with standard reflow profiles for lead-free assembly?
Yes. The XSON6 (SOT886) package is qualified for IPC/JEDEC J-STD-020D reflow profiles, including peak temperatures up to 260 °C for ≤60 seconds. Its 0.5 mm height and wettable flanks support automated optical inspection and reliable solder joint formation in high-volume SMT lines.
74AXP2G34GMH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON (1.45x1)
74AXP2G34GMH FAQ
1.How can I place an order for 74AXP2G34GMH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP2G34GMH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP2G34GMH reliable?
The price and inventory of 74AXP2G34GMH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP2G34GMH is usually 5 days.
3.What payment methods are accepted for 74AXP2G34GMH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP2G34GMH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP2G34GMH?
74AXP2G34GMH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP2G34GMH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP2G34GMH?
For technical support, including 74AXP2G34GMH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP2G34GMH requirements.
6.How does Aetrix verify that 74AXP2G34GMH is sourced from the original manufacturer or authorized distributors?
All 74AXP2G34GMH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP2G34GMH meets industry standards.
7.What is the process for return or replacement of 74AXP2G34GMH?
All 74AXP2G34GMH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP2G34GMH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP2G34GMH part is unused and in its original packaging.
Return procedure for 74AXP2G34GMH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP2G34GMH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

