Nexperia USA Inc. 74AXP2G34GSH
- Part No.:
- 74AXP2G34GSH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP2G34GSH.pdf
- Description:
- IC BUFFER NON-INVERT 2.75V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP2G34GSH from Nexperia is a low-power dual Schmitt-trigger buffer IC designed for signal conditioning and noise-immune level translation in ultra-low-voltage digital systems. It operates across 0.7 V to 2.75 V supply, delivers <2.0 ns typical propagation delay at 2.3–2.7 V, features IOFF partial power-down protection, and supports industrial temperature range (−40 °C to +85 °C). It is used in battery-powered IoT sensor interfaces and voltage-level bridging between mixed-supply logic domains.
For engineers reviewing the 74AXP2G34GSH datasheet, 74AXP2G34GSH pinout, 74AXP2G34GSH application, or 74AXP2G34GSH equivalent, key selection criteria include its sub-1 µA static ICC at 85 °C, 0.5 pF input capacitance, IOFF-enabled bus hold during power sequencing, and compatibility with JEDEC standards JESD8-12A.01 through JESD8-5A.01.
Technical Context
This device integrates two independent non-inverting buffers, each with Schmitt-trigger inputs enabling robust operation with slow-rising or noisy signals. Its IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current up to ±20 mA per I/O.
It meets JEDEC-compliant voltage thresholds across five VCC bands (0.75–0.85 V, 1.1–1.3 V, 1.4–1.6 V, 1.65–1.95 V, and 2.3–2.7 V), ensuring interoperability with 1.2 V, 1.5 V, 1.8 V, and 2.5 V logic families while maintaining <10 % VCC overshoot/undershoot.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - enables direct interface with sub-1 V processors and multi-rail SoC I/O domains |
| Propagation Delay (tpd) | 1.0 ns (min) to 3.1 ns (max) at 2.3–2.7 V - ensures timing-critical signal buffering in high-speed low-power links |
| Static Supply Current (ICC) | 0.6 µA max at 85 °C - minimizes quiescent drain in always-on sensor nodes and wearables |
| IOFF Leakage Current | ±0.5 µA max at VCC = 0 V - prevents cross-talk and power rail contamination during partial shutdown |
| Input Capacitance (CI) | 0.5 pF typical - reduces loading on high-impedance sources such as crystal oscillator outputs or RF detector nodes |
| ESD Protection | HBM >2 kV, CDM >1000 V - sustains handling and board-level ESD events without latch-up or parametric shift |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial-grade embedded control and automotive body electronics |
Pinout & Package
XSON6 (SOT1202) package: 1.0 mm × 1.0 mm × 0.35 mm body, no leads, 6-terminal exposed pad-less construction optimized for space-constrained PCB layouts and automated reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Buffer 1 input | Schmitt-trigger input accepting 0–2.75 V; immune to slow edges and noise-induced false triggering |
| GND | Ground reference | 0 V return path for both buffers; must be low-inductance connection to minimize ground bounce |
| 2A | Buffer 2 input | Independent Schmitt-trigger input; electrically isolated from 1A for dual-channel signal routing |
| 2Y | Buffer 2 output | Push-pull CMOS output driving loads up to ±8 mA at 2.3 V; supports fan-out to multiple downstream gates |
| VCC | Power supply | Single supply input supporting dynamic voltage scaling; IOFF activates automatically when VCC = 0 V |
| 1Y | Buffer 1 output | Matched drive strength and timing to 2Y; enables synchronous dual-signal conditioning without skew |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Enables reliable signal recovery from degraded waveforms (e.g., RC-filtered microcontroller reset lines or long-trace sensor outputs) |
| IOFF partial power-down | Prevents destructive back-current flow when VCC is off but I/O pins remain biased - critical for hot-plug and power-gated subsystems |
| Ultra-low input capacitance (0.5 pF) | Minimizes signal integrity impact on high-frequency or high-impedance sources like MEMS oscillators or analog comparators |
| JEDEC-compliant voltage thresholds | Guarantees interoperability across 1.2 V, 1.5 V, 1.8 V, and 2.5 V logic families without external level shifters |
| Low-noise switching (<10 % VCC overshoot) | Reduces EMI and crosstalk in dense mixed-signal PCBs, especially near RF sections or precision ADC references |
Applications
| IoT Sensor Interface | Multi-Rail Logic Translation |
|---|---|
Use Scenario: Buffering analog-to-digital converter (ADC) output signals in a battery-powered environmental sensor node operating at 1.2 V core voltage. IC Role / Device Role / Timing Role: Dual buffer isolates ADC output from noisy digital bus, with Schmitt-trigger inputs rejecting noise on long PCB traces. Use Value: Enables clean digital sampling at sub-1 µA quiescent current, extending coin-cell battery life beyond 5 years in sleep-mode-dominated operation. |
Use Scenario: Level-shifting UART signals between a 1.8 V microcontroller and a 2.5 V modem IC in a portable medical telemetry device. IC Role / Device Role / Timing Role: Acts as bidirectional voltage translator using separate input/output rails - no external resistors or active components required. Use Value: Eliminates need for discrete MOSFET translators or dedicated level-shifters, reducing BOM count and layout area by 40 %. |
| Power-Gated Subsystem Isolation | Reset Signal Conditioning |
Use Scenario: Isolating a 1.5 V FPGA configuration bus from a main 2.3 V system rail that powers down during standby mode. IC Role / Device Role / Timing Role: IOFF functionality disables outputs when main rail collapses, preventing backfeed into powered-down FPGA I/O banks. Use Value: Avoids latch-up risk and eliminates need for external isolation diodes or complex power sequencing controllers. |
Use Scenario: Debouncing and noise filtering of a mechanical push-button reset line connected to a 1.2 V ARM Cortex-M0+ processor. IC Role / Device Role / Timing Role: Schmitt-trigger input provides hysteresis-based noise rejection; non-inverting output preserves active-high reset polarity. Use Value: Guarantees single, glitch-free reset assertion even with >100 ns contact bounce or EFT-induced transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G34DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 µA typ); no IOFF; no Schmitt inputs | Requires external pull-ups for open-drain compatibility; unsuitable for sub-1.65 V operation or partial power-down | Select only if interfacing with 3.3 V or 5 V logic and IOFF is not required |
| 74LVC2G17GW | Same XSON6 package; Schmitt inputs; but no IOFF; higher CPD (6.5 pF vs 2.4 pF) | Lacks power-down isolation; higher dynamic power limits use in ultra-low-quiescent systems | Acceptable where VCC remains stable and back-current blocking is unnecessary |
Compared with SN74LVC2G34DBVR and 74LVC2G17GW, the 74AXP2G34GSH uniquely combines Schmitt-trigger inputs, IOFF, sub-1 µA ICC, and 0.7–2.75 V operation - making it the only option for energy-harvesting sensors and dynamically scaled SoCs requiring guaranteed power-domain isolation.
Availability
74AXP2G34GSH is available at Aetrix Electronics and suitable for IoT sensor interfaces, multi-rail logic translation, and power-gated subsystem isolation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for 74AXP2G34GSH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions with focus on efficiency, reliability, and miniaturization for consumer, industrial, and automotive markets.
The 74AXP series targets ultra-low-power digital interfacing in space- and energy-constrained applications, emphasizing sub-1 V operation, IOFF, and JEDEC-compliant multi-voltage interoperability.
FAQ
Does 74AXP2G34GSH support true bidirectional signal translation?
No. It is a dual unidirectional buffer with separate input and output pins (1A→1Y, 2A→2Y). Bidirectional translation requires external control logic or dedicated bus transceivers. Its IOFF feature applies only during power-down, not direction control.
Can 74AXP2G34GSH operate reliably at 0.7 V with full timing specifications?
Yes. Propagation delay is specified from 2 ns (min) to 110 ns (max) at 0.75–0.85 V, and static ICC remains ≤0.6 µA up to 85 °C. All DC and AC parameters in Table 6 and Table 8 are validated across the full 0.7–2.75 V range.
What is the maximum capacitive load this device can drive while maintaining specified tpd?
Test data in Figures 7–11 confirms stable propagation delay up to 50 pF load capacitance across all VCC ranges. At 2.7 V and 25 °C, tpd increases from 2.0 ns (CL = 5 pF) to 4.1 ns (CL = 50 pF), remaining within datasheet limits.
Is the GND pin internally connected to the die substrate or exposed thermal pad?
No thermal pad is present. The XSON6 (SOT1202) package has no exposed pad; GND is electrically connected only to pin 2. Thermal dissipation relies on PCB copper area under the 1.0 × 1.0 mm body, with Ptot rated at 250 mW.
74AXP2G34GSH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT1202 (1x1)
74AXP2G34GSH FAQ
1.How can I place an order for 74AXP2G34GSH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP2G34GSH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP2G34GSH reliable?
The price and inventory of 74AXP2G34GSH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP2G34GSH is usually 5 days.
3.What payment methods are accepted for 74AXP2G34GSH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP2G34GSH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP2G34GSH?
74AXP2G34GSH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP2G34GSH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP2G34GSH?
For technical support, including 74AXP2G34GSH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP2G34GSH requirements.
6.How does Aetrix verify that 74AXP2G34GSH is sourced from the original manufacturer or authorized distributors?
All 74AXP2G34GSH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP2G34GSH meets industry standards.
7.What is the process for return or replacement of 74AXP2G34GSH?
All 74AXP2G34GSH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP2G34GSH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP2G34GSH part is unused and in its original packaging.
Return procedure for 74AXP2G34GSH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP2G34GSH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

