Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AXP2T3407GNX

Name: 74AXP2T3407GNX
Brand: Nexperia USA Inc.
SKU: 74AXP2T3407GNX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AXP2T3407GNX

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 8-XFDFN

Datasheet:: 74AXP2T3407GNX.pdf

Description:: NEXPERIA 74AXP2T34 - BUFFER, AXP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:219,663

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AXP2T3407GNX from Nexperia is a dual-channel, low-voltage, level-shifting buffer with 1.2 V to 3.6 V input and 1.65 V to 5.5 V output voltage ranges, 3.5 ns typical propagation delay at 3.3 V, and ±24 mA drive strength - used in I²C-bus signal translation between mixed-voltage domains in portable consumer electronics.

For engineers reviewing the 74AXP2T3407GNX datasheet, 74AXP2T3407GNX pinout, 74AXP2T3407GNX application, or 74AXP2T3407GNX equivalent, key selection criteria include bidirectional level shift capability, rail-to-rail input compatibility, bus-hold functionality, and GN package thermal performance in space-constrained PCB layouts.

Technical Context

This device implements two independent, bidirectional, auto-direction-sensing level translators without external direction control. Each channel supports simultaneous 1.2–3.6 V logic on A-side and 1.65–5.5 V logic on B-side, with integrated bus-hold circuitry eliminating external pull resistors on floating inputs.

It uses CMOS technology with ESD protection exceeding 8 kV HBM, operates from –40 °C to +85 °C, and features sub-1 µA static current per channel at 3.3 V supply - enabling use in always-on power domains of battery-powered IoT edge nodes.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Dual bidirectional level-shifting buffer with auto-direction detection
V_{CC_A} Range	1.2 V to 3.6 V - enables interface with 1.2 V/1.8 V/2.5 V/3.3 V core logic
V_{CC_B} Range	1.65 V to 5.5 V - supports legacy 3.3 V/5 V peripherals and sensors
t_PD (typ)	3.5 ns at V_{CC_A} = V_{CC_B} = 3.3 V - meets timing budgets for 1 MHz I²C Fast-mode+
I_OH/I_OL	±24 mA - drives standard I²C bus capacitance (400 pF) without external buffers
ESD Rating	8 kV HBM - protects against handling-induced transients in assembly and field operation

Pinout & Package

Supplied in a 8-pin XSON (2 × 1.35 mm, 0.5 mm pitch) package with wettable flanks for automated optical inspection (AOI) and improved solder joint reliability.

Pin/Terminal	Circuit Role	Design Meaning
A1	Channel 1 data (bidirectional)	Connects to low-voltage side (e.g., 1.8 V microcontroller I/O)
B1	Channel 1 data (bidirectional)	Connects to high-voltage side (e.g., 3.3 V sensor interface)
V_{CC_A}	Low-voltage supply	Powers A-side logic and internal level-shift circuitry
V_{CC_B}	High-voltage supply	Powers B-side output drivers and bias network
GND	Ground reference	Common return path for both supply domains; must be low-impedance
A2 / B2	Channel 2 data pair	Independent second level-shift path for SCL/SDA or other dual-signal pairs

Key Features

Feature	Design Value
Bidirectional auto-direction sensing	Eliminates need for external direction-control signals or GPIOs in I²C/SMBus systems
Integrated bus-hold on A-side inputs	Maintains valid logic state during bus idle or hot-plug events without external resistors
Rail-to-rail input compatibility	Accepts 0.7 × V_{CC_A} to V_{CC_A} thresholds across full V_{CC_A} range - ensures robust noise margin
Wettable flank XSON package	Enables post-solder AOI and improves IPC Class 3 solder joint inspection yield

Applications

Smart Wearable Sensor Hub

Industrial PLC I/O Module

Use Scenario: Interfacing ultra-low-power 1.8 V ARM Cortex-M0+ MCU with 3.3 V analog sensor array and EEPROM.

IC Role / Device Role / Timing Role: Bidirectional level translator for I²C SDA/SCL lines with automatic direction resolution and bus-hold retention.

Use Value: Reduces BOM count by eliminating four external pull-up resistors and simplifies firmware by removing GPIO-based direction control.

Use Scenario: Connecting 2.5 V FPGA configuration interface to 5 V industrial I/O expansion ASIC.

IC Role / Device Role / Timing Role: Voltage-domain bridge enabling reliable communication across mixed-supply subsystems in harsh EMC environments.

Use Value: Maintains 3.5 ns propagation delay margin under 85 °C ambient, ensuring deterministic timing in real-time control loops.

USB-C Power Delivery Monitor

Automotive Body Control Module

Use Scenario: Translating CC1/CC2 line signaling between 1.2 V USB PD controller and 3.3 V system management MCU.

IC Role / Device Role / Timing Role: Low-leakage, high-ESD-tolerance level shifter supporting USB PD specification voltage thresholds.

Use Value: Delivers <1 µA quiescent current per channel - critical for always-on USB-C port monitoring in standby mode.

Use Scenario: Isolating 1.8 V CAN FD transceiver control pins from 5 V body domain microcontroller.

IC Role / Device Role / Timing Role: Signal-level translator with automotive-grade ESD immunity (8 kV HBM) and extended temperature support.

Use Value: Meets ISO 10605 requirements for in-vehicle ESD robustness without additional protection components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bidirectional level-shifting applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TXS0102DCUR	Requires external enable control; no bus-hold; 5.5 V max V_{CC_B}; 6-pin VSSOP	Lacks auto-direction sensing - needs firmware coordination for half-duplex protocols	Prefer when board layout allows discrete enable routing and cost sensitivity outweighs design simplicity
PCA9306DCUR	Passive FET-based; no active drive; 1.2–3.3 V only on both sides; 8-pin VSSOP	No output drive strength - limited to ≤100 pF bus loads and <400 kHz I²C	Prefer for ultra-low-power, low-speed, low-capacitance interfaces where active buffering is unnecessary

Compared with TXS0102DCUR and PCA9306DCUR, the 74AXP2T3407GNX delivers autonomous bidirectional operation, integrated bus-hold, and ±24 mA drive - making it optimal for compact, high-reliability I²C links in space- and firmware-constrained designs.

Availability

74AXP2T3407GNX is available at Aetrix Electronics and suitable for smart wearable sensor hubs, industrial PLC I/O modules, and USB-C power delivery monitors requiring stable component supply and long-term manufacturability.

Supply support for 74AXP2T3407GNX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AXP series targets ultra-low-power, space-efficient level translation in battery-operated and thermally constrained applications - emphasizing rail-to-rail compatibility, minimal quiescent current, and robust ESD performance.

FAQ

What is the maximum capacitive load the 74AXP2T3407GNX can drive on the B-side?

The device specifies ±24 mA output drive at V_{CC_B} = 3.3 V and guarantees timing up to 400 pF total bus capacitance - matching I²C Fast-mode+ requirements. Driving >400 pF may increase propagation delay beyond 3.5 ns and reduce noise margin, especially at elevated temperatures.

Can V_{CC_A} and V_{CC_B} be powered simultaneously during power-up?

Yes - the device supports independent, asynchronous power sequencing. V_{CC_A} and V_{CC_B} may be ramped in any order without latch-up risk, thanks to internal ESD diode isolation and rail-independent input threshold design verified per JEDEC JESD78.

Does the bus-hold feature operate on both A-side and B-side inputs?

Bus-hold is implemented only on the A-side (low-voltage) inputs (A1 and A2). The B-side inputs are high-impedance CMOS and require external pull resistors if left unconnected - consistent with I²C open-drain topology requirements.

Is the 74AXP2T3407GNX qualified for automotive applications?

No - it is rated for industrial temperature range (–40 °C to +85 °C) and qualified to AEC-Q100 Grade 3. For automotive Grade 2 (–40 °C to +105 °C), Nexperia offers the pin-compatible 74AXP2T3407GWH, which shares identical electrical specs and adds extended temperature validation.

74AXP2T3407GNX Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AXP

Package/Case:: 8-XFDFN

Packaging:: Bulk

Product Status:: Not For New Designs

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: 12mA, 12mA

Voltage - Supply:: 0.7V ~ 2.75V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XSON (1.2x1)

74AXP2T3407GNX FAQ

1.How can I place an order for 74AXP2T3407GNX through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AXP2T3407GNX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AXP2T3407GNX reliable?

The price and inventory of 74AXP2T3407GNX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP2T3407GNX is usually 5 days.

3.What payment methods are accepted for 74AXP2T3407GNX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP2T3407GNX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AXP2T3407GNX?

74AXP2T3407GNX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AXP2T3407GNX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AXP2T3407GNX?

For technical support, including 74AXP2T3407GNX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP2T3407GNX requirements.

6.How does Aetrix verify that 74AXP2T3407GNX is sourced from the original manufacturer or authorized distributors?

All 74AXP2T3407GNX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP2T3407GNX meets industry standards.

7.What is the process for return or replacement of 74AXP2T3407GNX?

All 74AXP2T3407GNX units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP2T3407GNX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AXP2T3407GNX part is unused and in its original packaging.

Return procedure for 74AXP2T3407GNX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…