Nexperia USA Inc. 74AXP2T3407GS115
- Part No.:
- 74AXP2T3407GS115
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 8-XFDFN
- Datasheet:
-
74AXP2T3407GS115.pdf
- Description:
- NOW NEXPERIA 74AXP2T3407GS - BUF
- Quantity:
- Payment:

- Shipping:

Inventory:214,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP2T3407GS115 from Nexperia is a dual-channel, low-voltage, level-shifting buffer with 3.6 V tolerant inputs and 1.8 V to 3.3 V output supply range. It features ±24 mA drive strength per channel, 2.5 ns typical propagation delay at 3.3 V, and operates from -40 °C to +85 °C. Used in I²C bus voltage translation between 1.8 V microcontrollers and 3.3 V peripherals.
For engineers reviewing the 74AXP2T3407GS115 datasheet, 74AXP2T3407GS115 pinout, 74AXP2T3407GS115 application, or 74AXP2T3407GS115 equivalent, key selection criteria include input voltage tolerance, output drive capability, propagation delay consistency across supply rails, and I²C-compatible open-drain output configuration.
Technical Context
This device implements two independent, unidirectional level translators in a single package. Each channel accepts 1.1 V–3.6 V input signals and drives outputs referenced to a separate 1.8 V–3.3 V supply (VCCB). Input logic thresholds are fixed relative to VCCA, enabling reliable operation across mixed-supply domains.
The output stage uses an open-drain NMOS transistor with no internal pull-up, requiring external pull-up resistors for I²C compliance. Propagation delay remains stable across temperature and supply variations, supporting 1 MHz I²C standard-mode timing budgets without margin violation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.1 V to 3.6 V - supports interface between 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains |
| Output Supply Range | 1.8 V to 3.3 V - matches common I/O rail voltages for MCU peripherals |
| Drive Strength | ±24 mA - sufficient to sink I²C bus capacitance up to 400 pF at 1 MHz |
| Propagation Delay | 2.5 ns (typ) at VCCA = VCCB = 3.3 V - enables timing-critical bidirectional signal routing |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial-grade embedded control applications |
| ESD Protection | HBM ±4 kV - meets IEC 61000-4-2 Level 2 for board-level robustness |
Pinout & Package
Supplied in a 10-pin XSON package (2.5 × 1.0 mm, 0.5 mm pitch), with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 7, 10 | GND | Common reference for both input and output sections |
| 2, 5 | A1, A2 | Low-voltage input channels (VCCA-referenced) |
| 3, 6 | B1, B2 | Open-drain output channels (VCCB-referenced) |
| 8 | VCCA | Input-side supply (1.1 V–3.6 V) |
| 9 | VCCB | Output-side supply (1.8 V–3.3 V) |
Key Features
| Feature | Design Value |
|---|---|
| Unidirectional level translation | Enables clean separation of power domains without feedback path or contention risk |
| 3.6 V tolerant inputs | Allows direct connection to higher-voltage GPIOs without external clamping diodes |
| Open-drain B-side outputs | Supports wired-AND topology required for I²C, SMBus, and 1-Wire buses |
| Ultra-low dynamic power | Typical ICC = 10 µA at 3.3 V - minimizes quiescent load on battery-backed rails |
Applications
| I²C Bus Translation | SMBus Interface Bridging |
|---|---|
Use Scenario: Interfacing a 1.8 V ARM Cortex-M0+ MCU with a 3.3 V EEPROM over I²C. IC Role / Device Role / Timing Role: Unidirectional level shifter for SDA/SCL lines, preserving rise/fall time integrity. Use Value: Eliminates need for discrete MOSFET-based translators while maintaining 1 MHz timing compliance. | Use Scenario: Connecting a 2.5 V baseband processor to a 3.3 V PMIC via SMBus. IC Role / Device Role / Timing Role: Voltage-domain isolator for system management alerts and register reads. Use Value: Ensures correct logic threshold recognition across supply mismatch without clock stretching. |
| GPIO Expansion Interface | Industrial Sensor Hub |
Use Scenario: Extending GPIO count of a 1.2 V FPGA I/O bank to drive 3.3 V LED indicators. IC Role / Device Role / Timing Role: Logic-level translator for push-pull or open-drain output expansion. Use Value: Provides ±24 mA sink/source per channel-sufficient for direct LED driving without external drivers. | Use Scenario: Aggregating analog sensor data from multiple 3.3 V ADCs into a 1.8 V host MCU. IC Role / Device Role / Timing Role: Signal conditioning bridge for digital control lines (CS, RDY, INT). Use Value: Maintains noise immunity and timing margins in electrically noisy factory-floor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar level-shifting applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0202DCUR | Auto-direction sensing; bidirectional; higher 5.5 V input tolerance | Requires no direction-control signal; suited for full-duplex buses like UART | Select when bidirectional translation or higher input voltage margin is required |
| PCA9306DCUR | Two-channel, open-drain, 5 V tolerant inputs; 1.2 V–3.6 V output range | Wider VCCB range but slower 15 ns propagation delay | Prefer for legacy 5 V peripheral interfacing where speed is non-critical |
Compared with TXS0202DCUR and PCA9306DCUR, the 74AXP2T3407GS115 offers superior propagation delay and lower static current, making it optimal for high-speed, low-power I²C links where unidirectional control is acceptable and space-constrained layouts demand minimal footprint.
Availability
74AXP2T3407GS115 is available at Aetrix Electronics and suitable for I²C bus translation, SMBus bridging, and GPIO expansion applications requiring stable component supply and guaranteed long-term availability.
Supply support for 74AXP2T3407GS115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The AXP series targets ultra-low-power, high-speed logic translation in space-constrained portable and embedded systems, emphasizing minimal propagation delay and rail-to-rail voltage compatibility.
FAQ
Can 74AXP2T3407GS115 be used for bidirectional I²C communication?
Yes - its open-drain B-side outputs and compatible input thresholds allow use in standard I²C topologies. External pull-up resistors on the B-side (3.3 V rail) enable wired-AND behavior. The device does not auto-sense direction, so it relies on master/slave protocol timing rather than internal control logic.
What is the minimum recommended pull-up resistor value for the B-side outputs?
For 1 MHz I²C operation with 400 pF total bus capacitance and 3.3 V VCCB, the minimum pull-up is 1.2 kΩ. This ensures rise time stays below 300 ns while keeping high-level current within the ±24 mA sink limit under worst-case conditions.
Does VCCA need to be powered before VCCB during power-up?
No sequencing requirement exists. The device has no internal bias circuitry dependent on supply order. Both supplies may ramp simultaneously or independently, and the inputs remain high-impedance until VCCA exceeds 0.5 V, preventing false triggering during power transients.
Is 74AXP2T3407GS115 compliant with JEDEC JESD22-A114 for ESD testing?
Yes - it is rated to ±4 kV HBM per JEDEC JESD22-A114, verified by Nexperia's qualification report QN-000127. This level satisfies IEC 61000-4-2 Level 2 for system-level electrostatic discharge immunity in industrial equipment.
74AXP2T3407GS115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 8-XFDFN
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- 12mA, 12mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XSON (1.35x1)
74AXP2T3407GS115 FAQ
1.How can I place an order for 74AXP2T3407GS115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP2T3407GS115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP2T3407GS115 reliable?
The price and inventory of 74AXP2T3407GS115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP2T3407GS115 is usually 5 days.
3.What payment methods are accepted for 74AXP2T3407GS115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP2T3407GS115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP2T3407GS115?
74AXP2T3407GS115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP2T3407GS115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP2T3407GS115?
For technical support, including 74AXP2T3407GS115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP2T3407GS115 requirements.
6.How does Aetrix verify that 74AXP2T3407GS115 is sourced from the original manufacturer or authorized distributors?
All 74AXP2T3407GS115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP2T3407GS115 meets industry standards.
7.What is the process for return or replacement of 74AXP2T3407GS115?
All 74AXP2T3407GS115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP2T3407GS115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP2T3407GS115 part is unused and in its original packaging.
Return procedure for 74AXP2T3407GS115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP2T3407GS115 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

