Texas Instruments 74CBTD3384CDGVRE4
- Part No.:
- 74CBTD3384CDGVRE4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TFSOP (0.173", 4.40mm Width)
- Datasheet:
-
74CBTD3384CDGVRE4.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TVSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74CBTD3384CDGVRE4 from Texas Instruments is a 10-bit TTL-compatible FET bus switch IC with dual 5-bit configurable channels, 3 Ω typical ON-state resistance, −2 V undershoot protection on A/B ports, and integrated VCC-level-shifting diode enabling 5-V-to-3.3-V bidirectional translation. It supports memory interleaving and bus isolation in industrial control backplanes.
For engineers reviewing the 74CBTD3384CDGVRE4 datasheet, 74CBTD3384CDGVRE4 pinout, 74CBTD3384CDGVRE4 application, or 74CBTD3384CDGVRE4 equivalent, key selection criteria include Ioff partial-power-down capability, 0.15 ns propagation delay, 5 pF OFF-state I/O capacitance, and TVSOP-24 package compatibility with high-density PCB layouts.
Technical Context
The device implements two independent 5-bit FET-based analog switches controlled by separate OE inputs (1OE, 2OE), enabling either dual 5-bit or single 10-bit operation. Each switch channel features active undershoot-protection circuitry that detects −2 V transients and forces OFF-state isolation without latch-up.
Level shifting is achieved via an integrated series diode between VCC and the internal switch node, allowing 5-V logic inputs to drive 3.3-V outputs while maintaining bidirectional signal flow. The Ioff specification ensures <10 µA leakage when VCC = 0 V, supporting safe partial-power-down in mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Ensures stable operation across standard 5-V supply tolerances in industrial environments. |
| ron (Typ) | 3 Ω - Minimizes voltage drop and power loss during high-current bidirectional data transfer (±128 mA max). |
| tpd | 0.15 ns - Enables sub-nanosecond timing integrity for high-speed memory and bus gating applications. |
| Cio(OFF) | 5 pF - Reduces capacitive loading and signal distortion on isolated buses, critical for >100 MHz signal integrity. |
| Undershoot Protection | −2 V on A/B ports - Prevents false triggering and latch-up during hot-plug or ESD-induced negative transients. |
| Ioff Leakage | 10 µA at VCC = 0 V - Guarantees no backflow current into powered-down subsystems during partial-power-down mode. |
| VI/O Range | 0 V to 5.5 V - Supports interoperability across 0.8–5 V logic families including LVTTL, LVCMOS, and 3.3-V/5-V mixed-signal interfaces. |
Pinout & Package
74CBTD3384CDGVRE4 is housed in a 24-pin TVSOP (DGV) package measuring 4.9 mm × 3.9 mm × 1.2 mm, optimized for high-density surface-mount assembly with 0.4 mm lead pitch and exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 2OE | Channel enable inputs | Active-low enables independently control 5-bit switch groups; tied to VCC via pull-up for power-up high-impedance safety. |
| 1A1–1A5, 2A1–2A5 | Input/output port A | First and second 5-bit data terminals; bidirectionally connected to B-side when corresponding OE is low. |
| 1B1–1B5, 2B1–2B5 | Input/output port B | Complementary 5-bit data terminals; electrically identical to A-side with same ron and Cio characteristics. |
| VCC, GND | Power supply pins | Single 5-V supply with Ioff support; GND reference shared across both switch banks for common-mode noise rejection. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional level shifting | Integrated VCC-series diode enables 5-V input → 3.3-V output translation without external components. |
| Undershoot protection | Dedicated sensing circuitry maintains OFF-state isolation during −2 V transients on A/B ports, eliminating need for external clamps. |
| Partial-power-down support | Ioff limits leakage to 10 µA when VCC = 0 V, enabling safe integration into multi-rail systems with staggered power sequencing. |
| Low-distortion switching | 5 pF OFF-state I/O capacitance and 3 Ω ron preserve signal edge rates and minimize crosstalk in high-speed bus applications. |
| TTL/CMOS-compatible control | OE inputs accept 0.8 V VIH threshold and tolerate 5-V/3.3-V CMOS or TTL drive, simplifying interface with legacy controllers. |
Applications
| Memory Interleaving | Bus Isolation |
|---|---|
|
Use Scenario: Separating two DRAM banks operating at different timing cycles in a microcontroller-based data acquisition system. IC Role / Device Role / Timing Role: Bidirectional 10-bit switch isolates address/data lines between banks while preserving signal integrity during bank-switch transitions. Use Value: 0.15 ns tpd and 3 Ω ron prevent setup/hold violations; Ioff prevents current backflow when one bank powers down. |
Use Scenario: Isolating a legacy 5-V UART peripheral from a 3.3-V host MCU during firmware updates. IC Role / Device Role / Timing Role: Dual 5-bit switch gates TX/RX and control signals, with level shifting enabled by internal VCC diode. Use Value: Eliminates need for discrete level shifters; −2 V undershoot protection guards against hot-swap induced transients. |
| Low-Distortion Signal Gating | Industrial Backplane Interface |
|
Use Scenario: Enabling/disabling analog sensor signals routed through a shared 10-bit ADC multiplexer in a PLC module. IC Role / Device Role / Timing Role: FET switch provides near-zero distortion path with 5 pF Cio(OFF) to minimize crosstalk between adjacent channels. Use Value: Low capacitance preserves bandwidth of mV-level sensor signals; bidirectional operation supports calibration loopback paths. |
Use Scenario: Interfacing modular I/O cards with differing voltage domains (5-V digital, 3.3-V FPGA) in a programmable logic controller rack. IC Role / Device Role / Timing Role: 10-bit bus switch acts as voltage-domain firewall between card-edge connectors and backplane data lanes. Use Value: Single-supply 5-V operation with Ioff and undershoot protection ensures robustness across card insertion/removal events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384CPWR | TSSOP-24 package; identical electrical specs but rated for 0°C to 70°C ambient (vs −40°C to 85°C for 74CBTD3384CDGVRE4). | Suitable for commercial-grade systems without extended temperature requirements. | Select when cost sensitivity outweighs industrial temperature range needs and TSSOP footprint is acceptable. |
| SN74CBTD3384CDBR | SSOP-24 package; same −40°C to 85°C rating and full spec compliance, but larger 5.3 mm × 5.3 mm body vs TVSOP's 4.9 mm × 3.9 mm. | Better thermal dissipation (θJA = 63°C/W vs 86°C/W) but consumes ~2.5× more PCB area. | Prefer for thermally constrained designs where layout density is secondary to thermal margin. |
Compared with SN74CBT3384CPWR and SN74CBTD3384CDBR, the 74CBTD3384CDGVRE4 delivers optimal balance of industrial temperature range, minimal PCB footprint, and proven reliability in high-density backplane interfaces-making it the preferred choice for space-constrained industrial embedded systems.
Availability
74CBTD3384CDGVRE4 is available at Aetrix Electronics and suitable for memory interleaving, bus isolation, and industrial backplane interface applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 74CBTD3384CDGVRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in industrial, automotive, and communications markets.
The 74CBTD3384CDGVRE4 belongs to TI's CBTD family of high-speed FET bus switches, engineered specifically for low-latency, low-distortion signal routing in mixed-voltage digital systems with stringent power sequencing and ESD robustness requirements.
FAQ
What is the maximum undershoot voltage the 74CBTD3384CDGVRE4 can withstand on its A/B ports?
The 74CBTD3384CDGVRE4 provides active undershoot protection up to −2 V on both A and B ports, as verified in the absolute maximum ratings and undershoot characterization section of the datasheet. This protection operates independently of VCC state and ensures the switch remains in the OFF state during transient negative excursions, preventing false conduction or latch-up. The 74CBTD3384CDGVRE4 achieves this via dedicated sensing circuitry integrated into each FET channel.
Does the 74CBTD3384CDGVRE4 support true bidirectional level shifting between 5-V and 3.3-V logic domains?
Yes, the 74CBTD3384CDGVRE4 supports true bidirectional level shifting using an integrated diode in series with VCC, enabling 5-V inputs to produce 3.3-V outputs without external components. When a 5-V signal drives the A port, the diode drop reduces the effective voltage seen at the B port to approximately 3.3 V. Conversely, a 3.3-V signal on B passes directly to A with negligible loss due to the FET's low ron. This behavior is confirmed in Figure 5 and the level shifter test circuit description for the 74CBTD3384CDGVRE4.
What is the thermal performance of the 74CBTD3384CDGVRE4 in its TVSOP package?
The 74CBTD3384CDGVRE4 in the TVSOP (DGV) package has a junction-to-ambient thermal resistance (θJA) of 86°C/W, as specified in the absolute maximum ratings table. This value assumes standard JEDEC high-K board conditions (2S2P) and reflects the thermal limitation imposed by the small 4.9 mm × 3.9 mm footprint and 0.4 mm lead pitch. For continuous operation at full rated current, derating per the SOA curve is required; the 74CBTD3384CDGVRE4 is intended for intermittent or low-duty-cycle switching in thermally managed layouts.
How does the Ioff feature of the 74CBTD3384CDGVRE4 protect downstream circuitry during partial power-down?
The Ioff feature of the 74CBTD3384CDGVRE4 limits leakage current to ≤10 µA when VCC = 0 V and any I/O port is biased between 0 V and 5.5 V, preventing damaging backflow current into unpowered sections of a system. This is achieved through internal transistor biasing that disables all FET channels and isolates the A/B ports from VCC/GND rails. The 74CBTD3384CDGVRE4 meets JESD 78 Class II latch-up immunity, ensuring robustness during mixed-rail power sequencing in complex embedded platforms.
Can the 74CBTD3384CDGVRE4 be used as a single 10-bit switch or only as two independent 5-bit switches?
The 74CBTD3384CDGVRE4 can be configured either as two independent 5-bit switches (using 1OE and 2OE separately) or as a single 10-bit switch (by tying 1OE and 2OE together). Its internal architecture consists of ten identical FET switches grouped into two banks of five, with no electrical coupling between banks. The function table and logic diagram confirm that OE control is per-bank, and the 74CBTD3384CDGVRE4 datasheet explicitly states it "can be used as two 5-bit bus switches or as one 10-bit bus switch" without performance trade-offs.
74CBTD3384CDGVRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74CBTD
- Package/Case:
- 24-TFSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TVSOP
74CBTD3384CDGVRE4 FAQ
1.How can I place an order for 74CBTD3384CDGVRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74CBTD3384CDGVRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74CBTD3384CDGVRE4 reliable?
The price and inventory of 74CBTD3384CDGVRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTD3384CDGVRE4 is usually 5 days.
3.What payment methods are accepted for 74CBTD3384CDGVRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTD3384CDGVRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74CBTD3384CDGVRE4?
74CBTD3384CDGVRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74CBTD3384CDGVRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74CBTD3384CDGVRE4?
For technical support, including 74CBTD3384CDGVRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTD3384CDGVRE4 requirements.
6.How does Aetrix verify that 74CBTD3384CDGVRE4 is sourced from the original manufacturer or authorized distributors?
All 74CBTD3384CDGVRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTD3384CDGVRE4 meets industry standards.
7.What is the process for return or replacement of 74CBTD3384CDGVRE4?
All 74CBTD3384CDGVRE4 units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTD3384CDGVRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74CBTD3384CDGVRE4 part is unused and in its original packaging.
Return procedure for 74CBTD3384CDGVRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74CBTD3384CDGVRE4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

