Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 74CBTLV1G125DBVRG4

Name: 74CBTLV1G125DBVRG4
Brand: Texas Instruments
SKU: 74CBTLV1G125DBVRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74CBTLV1G125DBVRG4

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: SC-74A, SOT-753

Datasheet:: 74CBTLV1G125DBVRG4.pdf

Description:: IC BUS SWITCH 1 X 1:1 SOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,458

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74CBTLV1G125DBVRG4 from Texas Instruments is a low-voltage single FET bus switch in SOT-23 (DBV) package with 5 pins, featuring 5-Ω on-state resistance, rail-to-rail switching, and I_off support for partial-power-down mode. It operates from 2.3 V to 3.6 V supply and is used in high-speed data path isolation for portable computing and interface bridging applications.

For engineers reviewing the 74CBTLV1G125DBVRG4 datasheet, 74CBTLV1G125DBVRG4 pinout, 74CBTLV1G125DBVRG4 application, or 74CBTLV1G125DBVRG4 equivalent, key selection criteria include on-resistance matching, I_off leakage under power-down, propagation delay (<0.25 ns at 3.3 V), and SOT-23 footprint compatibility for space-constrained PCB layouts.

Technical Context

This device implements a single-channel NMOS transmission gate switch controlled by an active-low enable logic (OE input). The switch connects A and B ports bidirectionally when OE is low, with no level-shifting-supporting true rail-to-rail signal pass-through across 0 V to V_CC.

Its I_off specification (≤10 µA at V_CC = 0 V) ensures isolation during system power sequencing, while low input capacitance (2.5 pF) and minimal off-capacitance (7 pF) preserve signal integrity in high-frequency data paths up to 100 MHz.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.3 V to 3.6 V - supports dual-supply systems and battery-powered operation down to 2.3 V
r_on (Typ)	5 Ω at V_CC = 3 V - enables low insertion loss and minimal voltage drop in 3.3-V data buses
t_pd (Max)	0.25 ns at V_CC = 3.3 V - preserves timing margins in sub-nanosecond digital interfaces
I_off	10 µA max at V_CC = 0 V - prevents backflow current during partial power-down sequences
C_io(OFF)	7 pF - minimizes capacitive loading on disabled signal lines to reduce crosstalk
Input Voltage Range	–0.5 V to 4.6 V - allows safe overvoltage tolerance beyond V_CC during hot-swap events

Pinout & Package

SOT-23 (DBV) 5-pin package, 1.45 mm maximum height, JEDEC MO-178 compliant, with pin 1 in quadrant Q3 per tape-and-reel orientation.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output Enable (active-low)	Controls switch state: low = A↔B connected; high = high-impedance isolation
2 (GND)	Ground reference	Return path for switch channel and control logic; must be low-impedance for noise immunity
3 (A)	Data port A	Bidirectional I/O terminal; accepts rail-to-rail signals from 0 V to V_CC
4 (V_CC)	Supply voltage	Power source for internal FET biasing; decoupling capacitor required near pin
5 (B)	Data port B	Bidirectional I/O terminal; electrically identical to A; no directionality or polarity

Key Features

Feature	Design Value
5-Ω on-state resistance	Ensures <10 mV voltage drop at 2 mA, preserving logic thresholds in 3.3-V CMOS interfaces
I_off partial-power-down protection	Blocks >99.9% of back-current flow when V_CC = 0 V, enabling safe hot-plug operation
Rail-to-rail analog switching	Passes signals from 0 V to V_CC without clipping-critical for mixed-signal and ADC/DAC buffering
Low 2.5-pF input capacitance	Reduces driver loading and maintains rise/fall time integrity in >100-MHz clock/data paths

Applications

USB 2.0 Data Line Isolation	Mobile SoC Debug Interface
Use Scenario: Isolating D+ and D– lines between host controller and peripheral during USB suspend/resume cycles. IC Role / Device Role / Timing Role: Bidirectional analog switch enabling/disabling differential data path without signal distortion. Use Value: Prevents leakage current from powered peripherals into unpowered host sections, meeting USB 2.0 power management requirements.	Use Scenario: Enabling JTAG or SWD debug access only during firmware development, then isolating debug pins in production. IC Role / Device Role / Timing Role: Controlled signal gate that disconnects debug traces from core logic when OE is high. Use Value: Eliminates parasitic loading and ESD risk on debug pins during normal operation, improving system robustness.
LVDS Signal Multiplexing	PCIe Lane Sharing
Use Scenario: Selecting between two LVDS sources feeding a single display timing controller input. IC Role / Device Role / Timing Role: Low-capacitance, low-r_on analog switch maintaining differential impedance and skew balance. Use Value: Delivers <0.25 ns propagation delay mismatch between lanes, preserving LVDS eye diagram integrity.	Use Scenario: Sharing PCIe x1 lanes between baseband processor and Wi-Fi/BT combo chip in compact mobile modules. IC Role / Device Role / Timing Role: High-speed bus switch enabling dynamic lane reassignment without FPGA or CPLD logic. Use Value: Reduces BOM count by eliminating dedicated PCIe switch ICs while supporting <2.5 GT/s signaling.

USB 2.0 Data Line Isolation

Mobile SoC Debug Interface

Use Scenario: Isolating D+ and D– lines between host controller and peripheral during USB suspend/resume cycles.

IC Role / Device Role / Timing Role: Bidirectional analog switch enabling/disabling differential data path without signal distortion.

Use Value: Prevents leakage current from powered peripherals into unpowered host sections, meeting USB 2.0 power management requirements.

Use Scenario: Enabling JTAG or SWD debug access only during firmware development, then isolating debug pins in production.

IC Role / Device Role / Timing Role: Controlled signal gate that disconnects debug traces from core logic when OE is high.

Use Value: Eliminates parasitic loading and ESD risk on debug pins during normal operation, improving system robustness.

LVDS Signal Multiplexing

PCIe Lane Sharing

Use Scenario: Selecting between two LVDS sources feeding a single display timing controller input.

IC Role / Device Role / Timing Role: Low-capacitance, low-r_on analog switch maintaining differential impedance and skew balance.

Use Value: Delivers <0.25 ns propagation delay mismatch between lanes, preserving LVDS eye diagram integrity.

Use Scenario: Sharing PCIe x1 lanes between baseband processor and Wi-Fi/BT combo chip in compact mobile modules.

IC Role / Device Role / Timing Role: High-speed bus switch enabling dynamic lane reassignment without FPGA or CPLD logic.

Use Value: Reduces BOM count by eliminating dedicated PCIe switch ICs while supporting <2.5 GT/s signaling.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTLV1G125DBVR	Same silicon die, identical electrical specs; differs only in top-side marking (V25J vs V25K) and RoHS finish (NIPDAU\|SN vs NIPDAU)	No functional difference; both qualified for –40°C to 85°C operation and SOT-23 DBV footprint	Select 74CBTLV1G125DBVRG4 for TI's standard NIPDAU finish and full traceability via (V25K, V25R) marking
74LVC1G3157GW,125	Higher r_on (12 Ω typ), wider V_CC range (1.65–5.5 V), but lacks I_off spec and has higher C_io(OFF) (12 pF)	Acceptable for general-purpose logic-level switching where power-down isolation is not required	Choose 74CBTLV1G125DBVRG4 when I_off-driven partial-power-down compliance is mandatory

Compared with SN74CBTLV1G125DBVR, the 74CBTLV1G125DBVRG4 offers identical performance with enhanced manufacturing traceability; versus 74LVC1G3157GW,125, it delivers lower on-resistance, tighter timing, and guaranteed I_off behavior critical for battery-powered and hot-swap designs.

Availability

74CBTLV1G125DBVRG4 is available at Aetrix Electronics and suitable for high-speed interface isolation, portable power management, and embedded debug path control requiring stable component supply and long-term industrial lifecycle support.

Supply support for 74CBTLV1G125DBVRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, efficiency, and design enablement.

The CBTLV family targets low-voltage, high-speed bus switching for portable and interface applications, designed specifically to meet stringent I_off, r_on, and timing requirements in space-constrained systems.

FAQ

What is the maximum operating temperature range for the 74CBTLV1G125DBVRG4?

The 74CBTLV1G125DBVRG4 is specified for continuous operation from –40°C to +85°C ambient temperature. This range is validated across all electrical parameters including r_on, t_pd, and I_off, and aligns with industrial-grade qualification standards. Thermal derating is not required within this envelope, and the device's θ_JA of 206°C/W (DBV package) ensures adequate self-heating margin at typical load currents.

Does the 74CBTLV1G125DBVRG4 support hot-swap or live-insertion applications?

Yes, the 74CBTLV1G125DBVRG4 supports hot-swap applications due to its I_off feature (≤10 µA at V_CC = 0 V) and overvoltage-tolerant inputs (–0.5 V to 4.6 V). When V_CC is unpowered, the switch isolates A and B ports, preventing damaging back-current flow. This behavior is explicitly verified in TI's partial-power-down test methodology and documented in the SCDS057H datasheet.

What is the recommended pull-up resistor value for the OE pin of the 74CBTLV1G125DBVRG4?

The OE pin should be tied to V_CC through a pull-up resistor to ensure high-impedance state during power-up/down. TI specifies the minimum resistor value based on the driver's current-sinking capability; for standard CMOS drivers, 10 kΩ is typical. The exact value depends on rise-time requirements and driver strength, but must limit current to <100 µA when OE is actively driven low.

Can the 74CBTLV1G125DBVRG4 be used to switch analog signals such as audio or sensor outputs?

Yes, the 74CBTLV1G125DBVRG4 is suitable for analog signal switching-including audio line-level and low-bandwidth sensor outputs-due to its rail-to-rail operation (0 V to V_CC), low 5-Ω r_on, and flat on-resistance vs. voltage curve. However, it is not optimized for high-fidelity audio (no THD or SNR specs provided) and should be evaluated for signal-dependent distortion in precision applications.

Is there an automotive-qualified version of the 74CBTLV1G125DBVRG4?

Yes, the SN74CBTLV1G125-Q1 is the AEC-Q100 qualified automotive variant of this device. It shares identical electrical specifications and pinout with the 74CBTLV1G125DBVRG4 but undergoes extended temperature testing (–40°C to +125°C), enhanced reliability screening, and PPAP documentation per automotive quality standards. No hardware or layout changes are needed to migrate.

74CBTLV1G125DBVRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTLV

Package/Case:: SC-74A, SOT-753

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-23-5

74CBTLV1G125DBVRG4 FAQ

1.How can I place an order for 74CBTLV1G125DBVRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74CBTLV1G125DBVRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74CBTLV1G125DBVRG4 reliable?

The price and inventory of 74CBTLV1G125DBVRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTLV1G125DBVRG4 is usually 5 days.

3.What payment methods are accepted for 74CBTLV1G125DBVRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTLV1G125DBVRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74CBTLV1G125DBVRG4?

74CBTLV1G125DBVRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74CBTLV1G125DBVRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74CBTLV1G125DBVRG4?

For technical support, including 74CBTLV1G125DBVRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTLV1G125DBVRG4 requirements.

6.How does Aetrix verify that 74CBTLV1G125DBVRG4 is sourced from the original manufacturer or authorized distributors?

All 74CBTLV1G125DBVRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTLV1G125DBVRG4 meets industry standards.

7.What is the process for return or replacement of 74CBTLV1G125DBVRG4?

All 74CBTLV1G125DBVRG4 units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTLV1G125DBVRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74CBTLV1G125DBVRG4 part is unused and in its original packaging.

Return procedure for 74CBTLV1G125DBVRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…