Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 74CBTLV1G125DCKRG4

Name: 74CBTLV1G125DCKRG4
Brand: Texas Instruments
SKU: 74CBTLV1G125DCKRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74CBTLV1G125DCKRG4

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 74CBTLV1G125DCKRG4.pdf

Description:: IC BUS SWITCH 1 X 1:1 SC70-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,538

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74CBTLV1G125DCKRG4 from Texas Instruments is a low-voltage single FET bus switch in SC-70 (DCK) package with 5-pin configuration, 5 Ω typical on-state resistance, rail-to-rail switching capability, and I_off support for partial-power-down mode. It functions as a bidirectional signal path controller in high-speed digital interfaces such as USB 2.0 data lines and memory address buffers.

For engineers reviewing the 74CBTLV1G125DCKRG4 datasheet, 74CBTLV1G125DCKRG4 pinout, 74CBTLV1G125DCKRG4 application, or 74CBTLV1G125DCKRG4 equivalent, key selection criteria include on-resistance matching, V_CC operating range (2.3 V to 3.6 V), propagation delay (<0.25 ns at 3.3 V), I_off leakage (<10 µA), and SC-70 thermal impedance (252 °C/W).

Technical Context

This device implements a single-channel, NMOS-based analog switch with no internal logic inversion - signal passes transparently between A and B ports when OE is low. Its FET architecture enables rail-to-rail voltage handling across both I/O ports independent of V_CC, supporting mixed-voltage domain bridging.

The I_off feature actively blocks current flow when V_CC = 0 V, preventing back-drive damage during hot-insertion or partial system power-down. Propagation delay is defined by R_on-C_L time constant (R_on ≈ 5–7 Ω, C_L = 50 pF), yielding sub-nanosecond t_pd performance critical for DDR clock enable paths and PCIe sideband signals.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.3 V to 3.6 V - supports dual-supply systems using 2.5 V or 3.3 V logic rails without level shifters
R_on (Typ)	5 Ω at V_CC = 3 V - ensures minimal signal attenuation and reflection in 50 Ω transmission lines
t_pd	0.15–0.25 ns - enables use in >1 GHz data paths including USB 2.0 and LPDDR2 command buses
I_off	<10 µA at V_CC = 0 - guarantees isolation during partial power-down, protecting powered subsystems
C_io(OFF)	7 pF - limits capacitive loading on high-speed buses, preserving signal integrity and timing margins
Operating Temp	–40°C to +85°C - qualified for industrial-grade embedded control and communications equipment

Pinout & Package

SC-70 (DCK) package: 1.25 mm × 2.15 mm × 1.1 mm body, 5-pin surface-mount, moisture sensitivity level 1 (260°C peak reflow), RoHS-compliant NiPdAu lead finish.

Pin/Terminal	Circuit Role	Design Meaning
1 - OE	Output Enable control input	Active-low; drives switch into high-impedance state when high; requires pull-up to V_CC for power-up safety
2 - GND	Ground reference	Return path for all internal FET sources and bias circuitry; must be low-inductance connection
3 - A	Data I/O port A	Bidirectional terminal; connects to upstream logic (e.g., processor GPIO or memory controller)
4 - B	Data I/O port B	Bidirectional terminal; connects to downstream load (e.g., peripheral interface or bus segment)
5 - V_CC	Supply voltage	Power rail for internal gate drive; also defines logic threshold for OE and sets R_on performance

Key Features

Feature	Design Value
Rail-to-rail analog switching	Supports signal voltages from GND to V_CC on both A and B ports - eliminates need for external clamping diodes in mixed-voltage interconnects
I_off protection	Blocks back-current flow when V_CC = 0 - enables safe hot-plug operation in modular computing and docking station designs
Low on-capacitance	C_io(OFF) = 7 pF - minimizes loading on high-frequency clocks and data strobes, reducing jitter and timing skew
Sub-ns propagation delay	t_pd ≤ 0.25 ns at 3.3 V - preserves setup/hold timing in DDRx address/command routing and PCIe reset distribution
5-pin SC-70 footprint	0.65 mm pitch, 1.1 mm max height - enables dense placement in space-constrained portable electronics and wearables

Applications

USB 2.0 Data Line Switching	Memory Address Bus Isolation
Use Scenario: Selectively route D+ and D− signals between host controller and multiple USB peripherals in a hub IC or multiplexer design. IC Role / Device Role: Bidirectional analog switch enabling dynamic USB port enable/disable without signal degradation. Use Value: Maintains <1% signal loss at 480 Mbps due to 5 Ω R_on and 7 pF off-capacitance, meeting USB 2.0 eye diagram compliance.	Use Scenario: Isolate address lines between microcontroller and external SRAM/Flash during sleep mode to reduce leakage current. IC Role / Device Role: Low-leakage bus switch providing I_off <10 µA when V_CC = 0, eliminating standby power drain. Use Value: Enables full system sleep with zero address bus contention, extending battery life in portable instrumentation.
Processor GPIO Expansion	PCIe Sideband Signal Routing
Use Scenario: Extend limited GPIO count by sharing pins between multiple peripherals via software-controlled switching. IC Role / Device Role: Transparent signal pass-through device with OE-driven enable/disable, compatible with 3.3 V and 2.5 V I/O standards. Use Value: Delivers rail-to-rail switching and sub-ns delay, ensuring glitch-free toggling of control signals like RESET# or INT#.	Use Scenario: Route PERST#, CLKREQ#, or WAKE# signals between chipset and add-in cards in compact server blades. IC Role / Device Role: High-speed, low-capacitance switch maintaining signal edge rate and noise immunity in PCIe Gen 1–2 sidebands. Use Value: 7 pF C_io(OFF) and 5 Ω R_on prevent signal distortion on 100 MHz sideband clocks, avoiding false assertion events.

USB 2.0 Data Line Switching

Memory Address Bus Isolation

Use Scenario: Selectively route D+ and D− signals between host controller and multiple USB peripherals in a hub IC or multiplexer design.

IC Role / Device Role: Bidirectional analog switch enabling dynamic USB port enable/disable without signal degradation.

Use Value: Maintains <1% signal loss at 480 Mbps due to 5 Ω R_on and 7 pF off-capacitance, meeting USB 2.0 eye diagram compliance.

Use Scenario: Isolate address lines between microcontroller and external SRAM/Flash during sleep mode to reduce leakage current.

IC Role / Device Role: Low-leakage bus switch providing I_off <10 µA when V_CC = 0, eliminating standby power drain.

Use Value: Enables full system sleep with zero address bus contention, extending battery life in portable instrumentation.

Processor GPIO Expansion

PCIe Sideband Signal Routing

Use Scenario: Extend limited GPIO count by sharing pins between multiple peripherals via software-controlled switching.

IC Role / Device Role: Transparent signal pass-through device with OE-driven enable/disable, compatible with 3.3 V and 2.5 V I/O standards.

Use Value: Delivers rail-to-rail switching and sub-ns delay, ensuring glitch-free toggling of control signals like RESET# or INT#.

Use Scenario: Route PERST#, CLKREQ#, or WAKE# signals between chipset and add-in cards in compact server blades.

IC Role / Device Role: High-speed, low-capacitance switch maintaining signal edge rate and noise immunity in PCIe Gen 1–2 sidebands.

Use Value: 7 pF C_io(OFF) and 5 Ω R_on prevent signal distortion on 100 MHz sideband clocks, avoiding false assertion events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTLV1G125DCKR	No G4 suffix; same SC-70 package, identical electrical specs, but marked with VM5/VMJ instead of VM_ per TI's top-side marking convention	Identical functional behavior and PCB compatibility; differs only in tape-and-reel packaging and traceability coding	Select 74CBTLV1G125DCKRG4 for guaranteed RoHS-compliant NIPDAU finish and TI's enhanced traceability batch marking (VM_)
74LVC1G3157GW,125	NXP part in SC-70-6 package; includes dual-channel configuration and higher R_on (9 Ω typ); lacks I_off specification	Requires PCB redesign (6-pin vs. 5-pin); not suitable for partial-power-down systems due to undefined I_off behavior	Choose only if dual-switch functionality is required and power-down isolation is not needed; verify layout change impact

Compared with SN74CBTLV1G125DCKR, the 74CBTLV1G125DCKRG4 offers identical switching performance but adds enhanced material traceability and standardized RoHS finish; versus 74LVC1G3157GW,125, it provides superior power-down safety and smaller footprint at the cost of single-channel operation.

Availability

74CBTLV1G125DCKRG4 is available at Aetrix Electronics and suitable for USB 2.0 interface routing, memory bus isolation, and processor GPIO expansion requiring stable component supply across industrial, computing, and portable electronics programs.

Supply support for 74CBTLV1G125DCKRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with over 50 years of innovation in high-reliability signal-path components.

The 74CBTLV1G125DCKRG4 belongs to TI's CBTLV (low-voltage FET bus switch) product line, engineered specifically for high-speed, low-power signal routing in portable, industrial, and communications equipment where rail-to-rail operation and I_off protection are mandatory.

FAQ

What is the maximum recommended V_CC voltage for 74CBTLV1G125DCKRG4?

The absolute maximum V_CC rating for 74CBTLV1G125DCKRG4 is 4.6 V, but the recommended operating range is strictly 2.3 V to 3.6 V. Operating above 3.6 V may cause accelerated parametric drift or reliability degradation, and is not validated per TI's production test plan. Always maintain V_CC within 2.3–3.6 V for guaranteed 74CBTLV1G125DCKRG4 performance and lifetime compliance.

Does 74CBTLV1G125DCKRG4 support hot-swap insertion?

Yes - the 74CBTLV1G125DCKRG4 supports hot-swap insertion via its I_off feature, which limits back-current to <10 µA when V_CC = 0 V while A or B terminals are biased. This prevents damage to powered circuitry during live board insertion, making 74CBTLV1G125DCKRG4 suitable for modular docking stations and field-replaceable units.

What is the pin 1 orientation for 74CBTLV1G125DCKRG4 in tape-and-reel packaging?

Per TI's package materials documentation, the 74CBTLV1G125DCKRG4 uses quadrant Q3 orientation for pin 1 in tape-and-reel feed - meaning pin 1 is located in the lower-left corner of the cavity when viewed from the component side with sprocket holes on the left. This matches JEDEC MO-203 standard for SC-70 devices and ensures correct automated placement alignment.

Can 74CBTLV1G125DCKRG4 operate with 1.8 V logic levels?

No - the 74CBTLV1G125DCKRG4 is not specified for 1.8 V V_CC operation. Its minimum recommended V_CC is 2.3 V, and VIH/VIL thresholds scale with V_CC. At 1.8 V, OE logic thresholds become undefined, R_on increases significantly (>15 Ω), and timing parameters fall outside datasheet guarantees. Use TI's SN74LVC1G3157 or similar 1.8 V–5.5 V switches instead.

Is there an automotive-qualified version of 74CBTLV1G125DCKRG4?

Yes - the automotive-qualified variant is SN74CBTLV1G125-Q1, which meets AEC-Q100 Grade 2 (–40°C to +105°C) requirements and includes enhanced reliability testing for automotive infotainment and ADAS modules. While pin-compatible and functionally identical to 74CBTLV1G125DCKRG4, the -Q1 version undergoes additional qualification per TI's automotive process flow and carries distinct part marking and traceability.

74CBTLV1G125DCKRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTLV

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 1

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-70-5

74CBTLV1G125DCKRG4 FAQ

1.How can I place an order for 74CBTLV1G125DCKRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74CBTLV1G125DCKRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74CBTLV1G125DCKRG4 reliable?

The price and inventory of 74CBTLV1G125DCKRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTLV1G125DCKRG4 is usually 5 days.

3.What payment methods are accepted for 74CBTLV1G125DCKRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTLV1G125DCKRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74CBTLV1G125DCKRG4?

74CBTLV1G125DCKRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74CBTLV1G125DCKRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74CBTLV1G125DCKRG4?

For technical support, including 74CBTLV1G125DCKRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTLV1G125DCKRG4 requirements.

6.How does Aetrix verify that 74CBTLV1G125DCKRG4 is sourced from the original manufacturer or authorized distributors?

All 74CBTLV1G125DCKRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTLV1G125DCKRG4 meets industry standards.

7.What is the process for return or replacement of 74CBTLV1G125DCKRG4?

All 74CBTLV1G125DCKRG4 units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTLV1G125DCKRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74CBTLV1G125DCKRG4 part is unused and in its original packaging.

Return procedure for 74CBTLV1G125DCKRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…