Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments 74CBTLV3125DBQRE4

Name: 74CBTLV3125DBQRE4
Brand: Texas Instruments
SKU: 74CBTLV3125DBQRE4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74CBTLV3125DBQRE4

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SSOP (0.154", 3.90mm Width)

Datasheet:: 74CBTLV3125DBQRE4.pdf

Description:: IC BUS SWITCH 1 X 1:1 16SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,659

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74CBTLV3125DBQRE4 from Texas Instruments is a low-voltage quadruple FET bus switch with independent 5Ω analog switches, rail-to-rail signal switching (0–3.6 V), and I_off partial-power-down protection. It operates from 2.3 V to 3.6 V, supports −40°C to +85°C ambient, and is used for protocol isolation (e.g., JTAG/SPI) in enterprise computing and wired networking systems.

For engineers reviewing the 74CBTLV3125DBQRE4 datasheet, 74CBTLV3125DBQRE4 pinout, 74CBTLV3125DBQRE4 application, or 74CBTLV3125DBQRE4 equivalent, this page delivers verified package mapping (SSOP-16), on-resistance (5–8 Ω), propagation delay (0.15–0.25 ns), I_off leakage (10 µA), and OE-controlled bidirectional channel enable/disable behavior - all confirmed for the DBQ package variant.

Technical Context

The 74CBTLV3125DBQRE4 implements four independent NMOS transmission-gate switches, each controlled by an active-high output-enable (OE) input. Its rail-to-rail I/O supports full-swing digital or analog signals across the 0–V_CC range without level-shifting.

Powered-off isolation is achieved via I_off, limiting backflow current to ≤10 µA when V_CC = 0 V and any I/O is biased 0–3.6 V. The device meets JESD78 Class II latch-up immunity (>100 mA) and features low input capacitance (2.5 pF) and off-state I/O capacitance (7 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage (V_CC)	2.3 V to 3.6 V - enables compatibility with 2.5 V and 3.3 V logic domains without level translation.
On-state resistance (r_on)	5 Ω typical at V_CC = 3.3 V, I_I = 64 mA - ensures minimal signal attenuation and voltage drop in high-speed data paths.
Propagation delay (t_pd)	0.15 ns (2.5 V) / 0.25 ns (3.3 V) - supports >1 GHz signal routing with negligible timing skew.
I_off leakage current	10 µA max at V_CC = 0 V - guarantees robust isolation during hot-swap or partial power-down sequences.
Operating temperature	−40°C to +85°C - validated for industrial-grade deployment in datacenter and networking equipment.
Input capacitance (C_i)	2.5 pF - minimizes loading on driving sources and preserves signal edge integrity.
ESD rating (HBM)	±2000 V - meets JEDEC JS-001 for reliable handling in automated assembly environments.

Pinout & Package

74CBTLV3125DBQRE4 uses a 16-pin SSOP (DBQ) package measuring 4.90 mm × 3.90 mm with 0.65 mm lead pitch. Pin 9 is NC (no internal connection); V_CC (pin 16) and GND (pin 8) are dedicated power terminals.

Pin/Terminal	Circuit Role	Design Meaning
1A, 1B / 2A, 2B / 3A, 3B / 4A, 4B	I/O bidirectional channel pair	Each A/B pair forms a low-resistance, bidirectional signal path when associated OE is low.
1OE, 2OE, 3OE, 4OE	Active-high enable input	Drives corresponding switch ON (low impedance) when logic low; disables (high-Z) when logic high.
V_CC	Power supply	Must be decoupled with 0.1 µF capacitor placed adjacent to pin 16 for stable high-speed operation.
GND	Ground reference	Provides return path for switch current and establishes logic threshold reference for OE inputs.
NC (pin 9)	No internal connection	Must remain unconnected; no routing or soldering required.

Key Features

Feature	Design Value
Rail-to-rail I/O switching	Supports full 0–V_CC signal swing without distortion - critical for mixed-voltage system interconnects.
I_off partial-power-down protection	Prevents damaging back-current flow when V_CC = 0 V and I/O pins are driven externally - eliminates need for external isolation circuitry.
5 Ω typical on-resistance	Enables low-loss signal routing for high-frequency clocks, JTAG, SPI, and GPIO lines up to 500 MHz.
100 mA latch-up immunity (JESD78 Class II)	Ensures robust operation under transient overvoltage or ESD stress in dense PCB layouts.
Low 2.5 pF input capacitance	Reduces capacitive loading on upstream drivers, preserving rise/fall times and minimizing reflections.

Applications

Server Backplane Signal Routing	JTAG Debug Isolation
Use Scenario: Isolating PCIe or SMBus signals between hot-pluggable modules and host controller in 1U/2U servers. IC Role / Device Role / Timing Role: Bidirectional analog switch enabling dynamic signal path reconfiguration without interrupting system power sequencing. Use Value: Eliminates need for complex power-rail coordination during live insertion; maintains signal integrity with <0.25 ns propagation delay and 5 Ω r_on.	Use Scenario: Sharing a single JTAG debug port across multiple ASICs or FPGAs on a shared board. IC Role / Device Role / Timing Role: OE-gated channel selector that routes TCK/TMS/TDO/TDI only to the target device while isolating others. Use Value: Prevents signal contention and crosstalk; I_off blocks backfeed when unselected devices are powered down.
SPI Flash Memory Multiplexing	Industrial Ethernet PHY Interface Switching
Use Scenario: Allowing one microcontroller to access multiple SPI flash devices using shared SCLK/MOSI/MISO lines. IC Role / Device Role / Timing Role: Low-capacitance, low-r_on bus switch enabling deterministic SPI timing across multiple peripherals. Use Value: Maintains SPI clock fidelity up to 50 MHz with sub-nanosecond t_pd; rail-to-rail support accommodates 1.8 V or 3.3 V flash I/O levels.	Use Scenario: Selecting between redundant Ethernet PHYs or isolating PHY interface signals during firmware update cycles. IC Role / Device Role / Timing Role: High-isolation analog switch inserted between MAC and PHY differential pairs (MDIO/MDC, RMII). Use Value: Provides >60 dB off-isolation at 10 MHz; I_off prevents PHY bias leakage into powered-down MAC sections.

Server Backplane Signal Routing

JTAG Debug Isolation

Use Scenario: Isolating PCIe or SMBus signals between hot-pluggable modules and host controller in 1U/2U servers.

IC Role / Device Role / Timing Role: Bidirectional analog switch enabling dynamic signal path reconfiguration without interrupting system power sequencing.

Use Value: Eliminates need for complex power-rail coordination during live insertion; maintains signal integrity with <0.25 ns propagation delay and 5 Ω r_on.

Use Scenario: Sharing a single JTAG debug port across multiple ASICs or FPGAs on a shared board.

IC Role / Device Role / Timing Role: OE-gated channel selector that routes TCK/TMS/TDO/TDI only to the target device while isolating others.

Use Value: Prevents signal contention and crosstalk; I_off blocks backfeed when unselected devices are powered down.

SPI Flash Memory Multiplexing

Industrial Ethernet PHY Interface Switching

Use Scenario: Allowing one microcontroller to access multiple SPI flash devices using shared SCLK/MOSI/MISO lines.

IC Role / Device Role / Timing Role: Low-capacitance, low-r_on bus switch enabling deterministic SPI timing across multiple peripherals.

Use Value: Maintains SPI clock fidelity up to 50 MHz with sub-nanosecond t_pd; rail-to-rail support accommodates 1.8 V or 3.3 V flash I/O levels.

Use Scenario: Selecting between redundant Ethernet PHYs or isolating PHY interface signals during firmware update cycles.

IC Role / Device Role / Timing Role: High-isolation analog switch inserted between MAC and PHY differential pairs (MDIO/MDC, RMII).

Use Value: Provides >60 dB off-isolation at 10 MHz; I_off prevents PHY bias leakage into powered-down MAC sections.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FET bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBTLV3245DBQR	Octal (8-channel) vs. quad (4-channel); identical r_on, V_CC, and I_off specs; same DBQ package footprint but 24-pin.	Requires PCB redesign due to doubled pin count and different pinout; suitable only when 8-channel density is needed.	Select SN74CBTLV3245DBQR only if additional channel count justifies layout revision and higher BOM cost.
74LVC1G3157GW,125	Single-pole double-throw (SPDT) switch; lower r_on (3.5 Ω), smaller XSON-6 package; rated for −40°C to +125°C.	Not pin-compatible; requires four discrete units to match quad functionality; better thermal margin but higher assembly cost.	Choose 74LVC1G3157GW,125 only for space-constrained designs needing extended temperature range and accepting discrete integration overhead.

Compared with SN74CBTLV3245DBQR and 74LVC1G3157GW,125, the 74CBTLV3125DBQRE4 provides optimal balance of channel count, SSOP-16 footprint compatibility, and proven 85°C industrial reliability - making it the preferred choice for fixed-function quad isolation without layout change.

Availability

74CBTLV3125DBQRE4 is available at Aetrix Electronics and suitable for datacenter backplanes, enterprise networking switches, and industrial Ethernet controllers requiring stable component supply and long-term manufacturability.

Supply support for 74CBTLV3125DBQRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed logic and interface solutions.

The SN74CBTLV3125DBQRE4 belongs to TI's CBTLV low-voltage FET bus switch family, designed specifically for high-fidelity, low-latency signal routing in multi-protocol embedded systems where power sequencing flexibility and signal integrity are critical.

FAQ

What is the maximum operating temperature for the 74CBTLV3125DBQRE4?

The 74CBTLV3125DBQRE4 is specified for operation from −40°C to +85°C ambient temperature. This range is validated for the SSOP (DBQ) package per TI's SCDS037K datasheet Section 5.3. Operation beyond +85°C is not guaranteed and may degrade on-resistance, timing, or I_off performance. Thermal derating is not supported in the DBQ variant.

Does the 74CBTLV3125DBQRE4 support 1.8 V logic inputs on its OE pins?

Yes, the 74CBTLV3125DBQRE4 supports 1.8 V–compatible OE inputs. Per Section 5.3 of the datasheet, V_IL is 0.7 V (max) at V_CC = 2.3–2.7 V, and V_IH is 1.7 V (min) under the same condition - meaning a 1.8 V logic high cleanly exceeds the VIH threshold and ensures reliable channel enablement.

Can the 74CBTLV3125DBQRE4 be used to switch analog signals such as audio or sensor outputs?

Yes, the 74CBTLV3125DBQRE4 supports rail-to-rail analog signal switching from 0 V to V_CC (up to 3.6 V). Its 5 Ω r_on, low 7 pF off-capacitance, and flat on-resistance vs. voltage curve (per Figure 5-1/5-2) make it suitable for low-distortion audio routing and DC-coupled sensor interfaces below 10 MHz bandwidth.

Is a pull-up resistor required on the OE pins of the 74CBTLV3125DBQRE4?

Yes - TI explicitly recommends tying each OE pin to V_CC via a pull-up resistor to ensure high-impedance state during power-up/power-down transients. The minimum resistor value depends on the driver's sink capability; typical values range from 4.7 kΩ to 10 kΩ for standard CMOS drivers, as stated in Section 7.1 of the datasheet.

What is the typical on-state resistance variation across process and temperature for the 74CBTLV3125DBQRE4?

At V_CC = 3.3 V and I_I = 64 mA, r_on is 5 Ω (typical), 8 Ω (max) across −40°C to +85°C. Figure 5-2 shows r_on remains stable (<10% variation) from −40°C to +85°C at 3.3 V, confirming tight process control. The DBQ package's 90°C/W R_θJA limits self-heating under continuous 64 mA per channel.

74CBTLV3125DBQRE4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74CBTLV

Package/Case:: 16-SSOP (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 4

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SSOP

74CBTLV3125DBQRE4 FAQ

1.How can I place an order for 74CBTLV3125DBQRE4 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74CBTLV3125DBQRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74CBTLV3125DBQRE4 reliable?

The price and inventory of 74CBTLV3125DBQRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTLV3125DBQRE4 is usually 5 days.

3.What payment methods are accepted for 74CBTLV3125DBQRE4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTLV3125DBQRE4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74CBTLV3125DBQRE4?

74CBTLV3125DBQRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74CBTLV3125DBQRE4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74CBTLV3125DBQRE4?

For technical support, including 74CBTLV3125DBQRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTLV3125DBQRE4 requirements.

6.How does Aetrix verify that 74CBTLV3125DBQRE4 is sourced from the original manufacturer or authorized distributors?

All 74CBTLV3125DBQRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTLV3125DBQRE4 meets industry standards.

7.What is the process for return or replacement of 74CBTLV3125DBQRE4?

All 74CBTLV3125DBQRE4 units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTLV3125DBQRE4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74CBTLV3125DBQRE4 part is unused and in its original packaging.

Return procedure for 74CBTLV3125DBQRE4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…