My Inquiry
My Account
NXP Semiconductors 74CBTLV3384DK,118
- Part No.:
- 74CBTLV3384DK,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
74CBTLV3384DK,118.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:22,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74CBTLV3384DK,118 from NXP Semiconductors is a dual 5-pole, single-throw bus switch with two independent active-low output enable inputs (1OE, 2OE), 5 Ω typical ON-state resistance at 3.3 V, rail-to-rail switching capability, and IOFF partial power-down protection. It operates across 2.3 V–3.6 V supply and −40 °C to +125 °C, enabling high-speed signal routing in low-voltage memory and data-path applications.
For engineers reviewing the 74CBTLV3384DK,118 datasheet, 74CBTLV3384DK,118 pinout, 74CBTLV3384DK,118 application, or 74CBTLV3384DK,118 equivalent, this device supports precise bidirectional signal gating in DDR memory interfaces, FPGA I/O expansion, and hot-swap-capable backplane interconnects where low capacitance (14.3 pF ON-state), fast enable/disable timing (≤6.0 ns), and ESD-hardened control inputs are critical.
Technical Context
The 74CBTLV3384DK,118 implements ten independent analog switches-five per channel-each controlled by dedicated OE inputs. Its CMOS transmission-gate architecture enables bidirectional, voltage-transparent signal flow between A and B ports without level translation.
Schmitt-trigger inputs tolerate slow-rising control signals, while the IOFF circuit actively disables all switches and blocks backflow current when VCC = 0 V. The device complies with JEDEC JESD8-5 (2.3–2.7 V) and JESD8-B/JESD36 (2.7–3.6 V), supporting interoperability in mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.3 V to 3.6 V - Enables direct interface with 2.5 V and 3.3 V logic families without level shifters. |
| ON Resistance (RON) | 4.0 Ω typical at VCC = 3.3 V, ISW = 64 mA - Minimizes signal attenuation and voltage drop in high-speed data paths. |
| Propagation Delay (tpd) | ≤0.31 ns max at VCC = 3.0–3.6 V - Preserves signal integrity in sub-nanosecond timing-critical links. |
| Enable/Disable Time | ≤6.0 ns max (ten/tdis) at VCC = 3.0–3.6 V - Supports rapid dynamic reconfiguration of memory or peripheral buses. |
| IOFF Leakage | ±50 µA max at VCC = 0 V, VI/VO = 0–3.6 V - Prevents damaging back-current during partial system power-down. |
| ESD Rating | HBM >2000 V, CDM >1000 V - Ensures robust handling and board-level reliability in automated assembly environments. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive modules and industrial control cabinets. |
Pinout & Package
74CBTLV3384DK,118 is packaged in SSOP24 (SOT556-1): plastic shrink small outline package, 24 leads, 3.9 mm body width, 0.635 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | 1OE, 2OE | Active-low output enable inputs - Independently gate five switch channels per bank; Schmitt-triggered for noise immunity. |
| 2, 5, 6, 9, 10 | 1B1–1B5 | Port B data I/O terminals for first 5-channel switch bank - Bidirectional, rail-to-rail compatible. |
| 3, 4, 7, 8, 11 | 1A1–1A5 | Port A data I/O terminals for first 5-channel switch bank - Electrically identical to 1Bn; no directionality. |
| 14, 17, 18, 21, 22 | 2A1–2A5 | Port A data I/O terminals for second 5-channel switch bank - Fully isolated from first bank. |
| 15, 16, 19, 20, 23 | 2B1–2B5 | Port B data I/O terminals for second 5-channel switch bank - Enables dual-bank memory or address routing. |
| 12 | GND | Ground reference - Shared return path for all switch channels and control logic. |
| 24 | VCC | Positive supply - Powers internal logic and switch transistors; IOFF protection active when VCC = 0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog switching | Supports full 0 V to VCC signal swing on all A/B ports - Eliminates need for external biasing in mixed-signal interfaces. |
| IOFF partial power-down | Blocks leakage current when VCC = 0 V - Enables safe hot-insertion and system-level power sequencing. |
| 5 Ω typical ON resistance | Reduces insertion loss and timing skew in parallel data buses - Critical for maintaining setup/hold margins in DDRx memory subsystems. |
| Schmitt-trigger control inputs | Accepts slow-rising/falling enable signals (≤200 ns/V) - Tolerates noisy PCB traces or long fanout without external filtering. |
| Low ON-state capacitance | 14.3 pF typical - Minimizes loading on high-frequency clock or data lines, preserving edge rate and bandwidth. |
| JEDEC-compliant voltage ranges | Fully specified for both 2.5 V (JESD8-5) and 3.3 V (JESD8-B/JESD36) operation - Simplifies migration across voltage domains. |
Applications
| DDR Memory Interposer | FPGA I/O Expansion |
|---|---|
Use Scenario: Isolating DDR2/DDR3 command/address lines between memory controller and multiple DIMM slots. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling dynamic routing of CA signals while maintaining strict timing budgets. Use Value: 0.31 ns max propagation delay and 5 Ω RON preserve signal integrity and minimize skew across parallel traces. |
Use Scenario: Expanding FPGA GPIO count by multiplexing shared peripheral signals (e.g., SPI, I²C) across multiple daughterboards. IC Role / Device Role / Timing Role: Low-latency signal gate controlled by FPGA GPIO to select active peripheral path. Use Value: ≤6.0 ns enable/disable time allows real-time reconfiguration without interrupting host communication. |
| Hot-Swap Backplane Interface | Low-Voltage Test Access Port |
Use Scenario: Enabling safe insertion/removal of line cards in telecom chassis while main backplane remains powered. IC Role / Device Role / Timing Role: Signal isolation barrier with IOFF protection preventing backfeed into powered subsystems. Use Value: ±50 µA IOFF leakage at VCC = 0 V meets IEC 61000-4-2 system-level ESD survivability requirements. |
Use Scenario: Providing isolated JTAG or boundary-scan access to ASICs on production test fixtures. IC Role / Device Role / Timing Role: Controlled signal pass-through between tester and DUT, gated by test-mode logic. Use Value: 14.3 pF ON-state capacitance minimizes probe loading, preserving TCK edge rate for reliable scan clocking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTLV3384PWR | Same functional spec, TSSOP24 package (SOT355-1), 4.4 mm body width vs. 3.9 mm for SSOP. | Requires PCB footprint revision; thermal resistance differs slightly (Ptot derating slope 5.5 mW/K vs. 5.5 mW/K). | Select when existing layout uses TSSOP24 or requires higher thermal mass for sustained 128 mA switching. |
| 74CBTLV3384PW,118 | Identical electrical specs; same TSSOP24 package but different reel packaging (118 vs. PWR suffix denotes tape-and-reel quantity). | No functional or layout impact - only logistics differentiation for volume procurement. | Choose for standard NXP tape-and-reel delivery; verify reel size (118 = 2000 pcs) matches SMT line requirements. |
Compared with SN74CBTLV3384PWR and 74CBTLV3384PW,118, the 74CBTLV3384DK,118 offers identical switching performance and IOFF behavior but in a narrower SSOP24 footprint-critical for space-constrained DDR memory modules where 0.5 mm board area reduction per device improves routing density.
Availability
74CBTLV3384DK,118 is available at Aetrix Electronics and suitable for DDR memory interposers, FPGA I/O expansion boards, and hot-swap backplane interfaces requiring stable component supply across automotive, industrial, and telecom design cycles.
Supply support for 74CBTLV3384DK,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in high-performance logic, RF, and secure microcontrollers.
The 74CBTLV3384DK,118 belongs to NXP's CBTLV (Configurable Bus Transceiver Low-Voltage) family, engineered specifically for low-latency, low-power signal routing in next-generation memory subsystems and reconfigurable digital interfaces.
FAQ
What is the maximum allowable supply voltage for the 74CBTLV3384DK,118?
The absolute maximum supply voltage (VCC) for the 74CBTLV3384DK,118 is +4.6 V, but recommended operation is strictly limited to 2.3 V–3.6 V per JEDEC standards. Exceeding 3.6 V risks violating the JESD8-B compliance envelope and may degrade IOFF performance or accelerate wear-out under continuous operation.
Does the 74CBTLV3384DK,118 support bidirectional signal flow on each switch channel?
Yes, the 74CBTLV3384DK,118 supports fully bidirectional analog signal routing between each A and B port pair (e.g., 1A1 ↔ 1B1). There is no intrinsic directionality-the switch conducts equally well in either direction when enabled, with rail-to-rail voltage handling up to VCC.
How does the IOFF feature protect the 74CBTLV3384DK,118 during partial power-down?
When VCC = 0 V, the IOFF circuitry in the 74CBTLV3384DK,118 actively disables all ten switch channels and limits leakage current to ±50 µA maximum-even with up to 3.6 V applied to any A or B terminal. This prevents destructive back-current flow into unpowered sections of the system.
Can the 74CBTLV3384DK,118 be used in automotive applications?
The 74CBTLV3384DK,118 is qualified for operation from −40 °C to +125 °C and is explicitly rated for automotive under-hood environments per its temperature specification. However, it is not AEC-Q100 automotive-qualified-NXP classifies it as industrial-grade, so system-level qualification remains the customer's responsibility.
What is the typical ON-state capacitance of the 74CBTLV3384DK,118 and why does it matter?
The 74CBTLV3384DK,118 exhibits 14.3 pF typical ON-state capacitance (CS(ON)) at VCC = 3.3 V. This low value minimizes capacitive loading on high-speed signals-preserving edge rates in DDR clock trees and reducing crosstalk in dense parallel buses.
74CBTLV3384DK,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74CBTLV
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
74CBTLV3384DK,118 FAQ
1.How can I place an order for 74CBTLV3384DK,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74CBTLV3384DK,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74CBTLV3384DK,118 reliable?
The price and inventory of 74CBTLV3384DK,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTLV3384DK,118 is usually 5 days.
3.What payment methods are accepted for 74CBTLV3384DK,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTLV3384DK,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74CBTLV3384DK,118?
74CBTLV3384DK,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74CBTLV3384DK,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74CBTLV3384DK,118?
For technical support, including 74CBTLV3384DK,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTLV3384DK,118 requirements.
6.How does Aetrix verify that 74CBTLV3384DK,118 is sourced from the original manufacturer or authorized distributors?
All 74CBTLV3384DK,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTLV3384DK,118 meets industry standards.
7.What is the process for return or replacement of 74CBTLV3384DK,118?
All 74CBTLV3384DK,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTLV3384DK,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74CBTLV3384DK,118 part is unused and in its original packaging.
Return procedure for 74CBTLV3384DK,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74CBTLV3384DK,118 Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
