My Inquiry
My Account
Nexperia USA Inc. 74CBTLV3384PW,118
- Part No.:
- 74CBTLV3384PW,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74CBTLV3384PW,118.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,830
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74CBTLV3384PW,118 from Nexperia is a dual 5-pole, single-throw 10-bit bus switch with independent 5-bit output enables (1OE and 2OE), rail-to-rail CMOS switching, 5 Ω typical ON-resistance at 3.3 V, and IOFF partial power-down protection. It operates from 2.3 V to 3.6 V across –40 °C to +125 °C and is used in high-speed data path isolation for FPGA I/O expansion and memory address multiplexing.
For engineers reviewing the 74CBTLV3384PW,118 datasheet, 74CBTLV3384PW,118 pinout, 74CBTLV3384PW,118 application, or 74CBTLV3384PW,118 equivalent, key selection criteria include dual-channel enable control, sub-0.3 ns propagation delay, Schmitt-trigger inputs for slow-edge tolerance, and TSSOP24 package compatibility with high-density PCB layouts.
Technical Context
This device implements two independent 5-bit bidirectional analog/digital bus switches, each controlled by a dedicated active-low enable input (1OE/2OE). Switch conduction is governed by MOSFET-based transmission gates with rail-to-rail voltage handling and no internal level-shifting circuitry.
IOFF circuitry actively disables outputs during power-down, blocking backflow current when VCC = 0 V, while Schmitt-trigger inputs ensure robust noise immunity with ≥200 ns/V input transition rate tolerance. The architecture supports hot-swap and partial-power-down system designs without external biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.3 V to 3.6 V - Enables direct interface with 2.5 V and 3.3 V logic families without level shifters. |
| ON-resistance (RON) | Typ. 4.0 Ω at VCC = 3.3 V, ISW = 64 mA - Ensures minimal signal attenuation and voltage drop in high-speed data paths. |
| Propagation delay (tpd) | Typ. 0.20 ns at VCC = 3.3 V - Supports >1 GHz signal integrity in low-latency interconnect applications. |
| Enable/disable time (ten/tdis) | Typ. 2.6 ns / 3.2 ns at VCC = 3.3 V - Allows precise timing control for dynamic bus gating in burst-mode systems. |
| IOFF leakage | ±10 μA at VCC = 0 V - Prevents destructive back-current flow during partial system power-down sequences. |
| Operating temperature | –40 °C to +125 °C - Qualified for industrial and extended-temperature embedded control environments. |
| -3 dB bandwidth | 406 MHz at VCC = 3.3 V, RL = 50 Ω - Supports high-fidelity analog and digital signal routing up to UHF frequencies. |
Pinout & Package
TSSOP24 plastic thin shrink small outline package (SOT355-1), 24-pin, body width 4.4 mm, 0.65 mm pitch, 1.1 mm max height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE, 13 | Active-low enable for Channel 1 (1A1–1A5 ↔ 1B1–1B5) | Assert LOW to connect A/B ports; HIGH places all five switches in high-Z state. |
| 1A1–1A5 (pins 3,4,7,8,11), 1B1–1B5 (pins 2,5,6,9,10) | Bidirectional data I/O for Channel 1 | No direction pin - signal flows either way when enabled; rail-to-rail voltage support. |
| 2OE, 1 | Active-low enable for Channel 2 (2A1–2A5 ↔ 2B1–2B5) | Independent control allows asynchronous gating of two 5-bit data buses. |
| 2A1–2A5 (pins 14,17,18,21,22), 2B1–2B5 (pins 15,16,19,20,23) | Bidirectional data I/O for Channel 2 | Electrically isolated from Channel 1; identical RON and timing specs. |
| VCC, 24 | Positive supply | Must be decoupled locally; powers both channels and IOFF circuitry. |
| GND, 12 | Ground reference | Single ground plane required; ties all internal substrate and ESD structures. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 5-bit enables | Enables selective isolation of two data groups (e.g., address vs. data bus segments) without shared control timing constraints. |
| Rail-to-rail analog/digital switching | Supports full 0 V to VCC signal swing - preserves logic levels and analog waveform fidelity across both ports. |
| IOFF partial power-down protection | Prevents back-current damage when VCC is off but I/O lines remain biased - critical for hot-plug and modular subsystems. |
| Schmitt-trigger control inputs | Accepts slow-rising/falling edges (≥200 ns/V) without chatter - eliminates need for external debouncing in noisy environments. |
| Low ON-resistance (5 Ω typ.) | Minimizes insertion loss and timing skew in parallel bus configurations - maintains signal integrity at >100 MHz clock rates. |
Applications
| FPGA I/O Expansion | Memory Address Multiplexing |
|---|---|
Use Scenario: Expanding limited FPGA I/O pins to drive multiple peripheral interfaces (e.g., SPI, I²C, GPIO banks) via time-shared bus routing. IC Role / Device Role / Timing Role: Bidirectional bus switch isolating FPGA I/O from peripheral clusters; dual OE pins allow staggered activation to avoid contention. Use Value: Eliminates need for discrete logic or complex CPLD glue logic while maintaining sub-nanosecond timing alignment between routed signals. | Use Scenario: Sharing a single address/data bus among multiple SRAM or Flash devices in space-constrained microcontroller systems. IC Role / Device Role / Timing Role: High-speed bus gate enabling/disabling memory device access under software control; low RON prevents address skew across 10-bit lines. Use Value: Reduces PCB layer count by replacing discrete MOSFET arrays and saves BOM cost versus multi-channel analog switches. |
| Hot-Swappable Module Interface | PCIe Lane Isolation |
Use Scenario: Isolating add-on modules (e.g., sensor cards, comms daughterboards) during live insertion/removal in industrial controllers. IC Role / Device Role / Timing Role: IOFF-enabled bus switch breaking signal continuity before power sequencing begins; Schmitt triggers tolerate floating control lines during mating. Use Value: Prevents bus contention and latch-up during mechanical connection - meets IEC 61000-4-2 Level 3 ESD robustness requirements. | Use Scenario: Routing PCIe Gen2/Gen3 differential pairs through shared backplane traces where lane allocation changes dynamically. IC Role / Device Role / Timing Role: Low-capacitance (CS(ON) = 14.3 pF) switch enabling reconfigurable lane mapping without signal integrity degradation. Use Value: Maintains <1% eye diagram distortion at 5 GT/s due to matched RON and <0.3 ns tpd across all 10 bits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTLV3384PWR | Same function, TSSOP24 package, but TI's version specifies RON ≤ 6.5 Ω (max) at 3.3 V vs. Nexperia's 7.0 Ω (max); tighter VIL/VIH thresholds. | Preferred in TI-centric designs requiring strict adherence to TI's timing margins and qualification documentation. | Select when existing design uses TI reference schematics or requires TI-specific PPAP compliance. |
| 74LVC1G3157GW,125 | Single-pole SPDT switch in SC-88; no dual-enable architecture; RON = 10 Ω (typ); only one channel, 2 I/O pins. | Only suitable for point-to-point signal routing, not 10-bit parallel bus isolation. | Choose only for ultra-low-pin-count replacements where channel count and enable independence are non-critical. |
Compared with SN74CBTLV3384PWR, the 74CBTLV3384PW,118 offers broader temperature range (–40 °C to +125 °C vs. –40 °C to +85 °C) and superior IOFF leakage performance (±10 μA vs. ±20 μA), making it more suitable for harsh-environment industrial control. Against 74LVC1G3157GW,125, it delivers 10× the channel density and true dual-enable flexibility essential for bus arbitration.
Availability
74CBTLV3384PW,118 is available at Aetrix Electronics and suitable for FPGA I/O expansion, memory address multiplexing, hot-swappable module interfaces, and PCIe lane isolation requiring stable component supply across industrial temperature ranges.
Supply support for 74CBTLV3384PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions, serving automotive, industrial, and consumer markets with JEDEC-compliant products.
The 74CBTLV series targets high-speed, low-power bus switching in space-constrained digital systems, emphasizing rail-to-rail operation, IOFF safety, and Schmitt-trigger robustness for real-world signal integrity challenges.
FAQ
Can 74CBTLV3384PW,118 operate with 1.8 V logic?
No. The device is specified only for 2.3 V to 3.6 V supply operation per JEDEC JESD8-5 and JESD8-B standards. At 1.8 V, VIH/VIL thresholds fall outside guaranteed switching windows, and RON increases significantly - risking signal corruption and excessive power dissipation.
Does this part support hot insertion with VCC = 0 V?
Yes. The IOFF circuitry ensures that when VCC = 0 V, all switches enter high-impedance state with ±10 μA maximum leakage, preventing back-current flow from live I/O lines into the unpowered device - meeting IEC 61000-4-2 compliant hot-swap requirements.
What is the maximum capacitive load this switch can drive reliably?
Based on dynamic characterization, the device maintains <0.31 ns propagation delay with 50 pF load at 3.3 V. For stable operation beyond datasheet limits, keep total node capacitance ≤75 pF to avoid rise/fall time degradation exceeding 10% of nominal values.
Are the 1A/1B and 2A/2B ports electrically isolated from each other?
Yes. Channels 1 and 2 share only VCC and GND; there is no internal conductive path between 1A/1B and 2A/2B signal paths. Crosstalk is limited to <–50 dB at 100 MHz per functional test data, enabling independent routing of unrelated data streams on the same package.
74CBTLV3384PW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74CBTLV
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
74CBTLV3384PW,118 FAQ
1.How can I place an order for 74CBTLV3384PW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74CBTLV3384PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74CBTLV3384PW,118 reliable?
The price and inventory of 74CBTLV3384PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTLV3384PW,118 is usually 5 days.
3.What payment methods are accepted for 74CBTLV3384PW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTLV3384PW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74CBTLV3384PW,118?
74CBTLV3384PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74CBTLV3384PW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74CBTLV3384PW,118?
For technical support, including 74CBTLV3384PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTLV3384PW,118 requirements.
6.How does Aetrix verify that 74CBTLV3384PW,118 is sourced from the original manufacturer or authorized distributors?
All 74CBTLV3384PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTLV3384PW,118 meets industry standards.
7.What is the process for return or replacement of 74CBTLV3384PW,118?
All 74CBTLV3384PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTLV3384PW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74CBTLV3384PW,118 part is unused and in its original packaging.
Return procedure for 74CBTLV3384PW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74CBTLV3384PW,118 Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
