Renesas 74CBTLV3384QG
- Part No.:
- 74CBTLV3384QG
- Manufacturer:
- Renesas
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
74CBTLV3384QG.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,045
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74CBTLV3384QG from Renesas Electronics is a low-voltage 10-bit bi-directional bus switch IC with dual 5-bit configuration, 5Ω typical on-state resistance (RON), 0.25 ns max propagation delay at 3.3V, and operation across –40°C to +85°C industrial temperature range. It enables high-speed 3.3V bus isolation and switching in memory expansion and data path routing applications.
For engineers reviewing the 74CBTLV3384QG datasheet, 74CBTLV3384QG pinout, 74CBTLV3384QG application, or 74CBTLV3384QG equivalent, key selection criteria include VCC range (2.3–3.6V), OE-controlled dual 5-bit switching, over-voltage tolerance up to 4.6V, power-off isolation, and QSOP-24 package compatibility.
Technical Context
The 74CBTLV3384QG implements two independent 5-bit bus switches, each controlled by its own active-low output-enable (1OE, 2OE) input. Switching is fully bi-directional with no internal direction logic - signal flow depends solely on external voltage levels at A/B ports.
It features true power-off protection: when VCC = 0V, IOFF leakage remains ≤50 µA and I/O pins tolerate up to 3.6V regardless of supply state. The device meets MIL-STD-883 ESD requirements (>2000V HBM, >200V MM) and exhibits latch-up immunity exceeding 100 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3V to 3.6V - supports core 2.5V/3.3V logic domains without level translation |
| RON (Typ) | 5Ω at VCC = 2.5V, IO = 24mA - minimizes voltage drop and timing skew in high-speed data paths |
| tPD (Max) | 0.25 ns at VCC = 3.3V - enables sub-nanosecond bus switching for DDR/PCIe auxiliary control paths |
| IOFF (Max) | 50 µA at VCC = 0 - ensures robust isolation during hot-swap or partial power-down sequences |
| VI/O Tolerance | –0.5V to +4.6V - allows safe interfacing with 5V-tolerant peripherals while operating at 3.3V |
| Operating Temp | –40°C to +85°C - qualified for industrial-grade embedded systems and telecom infrastructure |
| ESD Rating | 2000V HBM, 200V MM - exceeds JEDEC JS-001 requirements for board-level handling reliability |
Pinout & Package
74CBTLV3384QG is packaged in a 24-pin Quarter-Size Small Outline Package (QSOP), designated PCG24 per Renesas ordering nomenclature. The package has 0.65 mm lead pitch, 7.6 mm × 4.9 mm body size, and gull-wing leads compatible with standard surface-mount reflow processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 22 | GND | Ground reference for all internal circuitry and I/O termination |
| 2–6, 13–17 | 1A1–1A5, 1B1–1B5 | First 5-bit bidirectional data channel (A↔B); no internal direction control |
| 7, 12 | 1OE, 2OE | Active-low enable inputs - drive low to connect corresponding A/B ports; high-Z when high |
| 8–11, 18–21 | 2A1–2A5, 2B1–2B5 | Second 5-bit bidirectional data channel (A↔B); independently controlled by 2OE |
| 24 | VCC | Primary power supply - must be stable within 2.3–3.6V; decoupling required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Bi-directional 5Ω RON | Enables lossless, polarity-agnostic signal routing between 3.3V buses without added delay or distortion |
| Power-off isolation | Maintains <50 µA off-state leakage and full I/O voltage tolerance even with VCC = 0V |
| Dual independent OE control | Allows flexible partitioning - use as one 10-bit switch (tie OE pins) or two isolated 5-bit switches |
| Over-voltage tolerant I/O | Withstands –0.5V to +4.6V at all A/B pins regardless of VCC state - eliminates need for external clamping |
| Industrial temperature rating | Guaranteed parametric performance from –40°C to +85°C - suitable for uncontrolled ambient deployments |
Applications
| Memory Expansion Interface | PCI Express Auxiliary Bus Isolation |
|---|---|
Use Scenario: Adding SRAM or Flash memory banks to microcontroller-based industrial controllers where address/data lines must be shared across multiple devices. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling dynamic connection/disconnection of memory segments under firmware control via OE signals. Use Value: Eliminates contention and reduces capacitive loading on shared buses; 5Ω RON preserves signal integrity at >100 MHz toggle rates. | Use Scenario: Isolating sideband signals (CLKREQ#, PERST#, WAKE#) between PCIe root complex and endpoint during link training or power state transitions. IC Role / Device Role / Timing Role: Low-latency, voltage-tolerant switch providing hot-plug-safe signal gating without level shifters. Use Value: 0.25 ns tPD ensures timing-critical PCIe management signals meet specification setup/hold margins; power-off isolation prevents backdrive. |
| Hot-Swappable Module Backplane | Multi-Processor Interconnect Arbitration |
Use Scenario: Enabling insertion/removal of mezzanine cards in modular test equipment while main system remains powered. IC Role / Device Role / Timing Role: Physical layer isolator placed between backplane bus and module edge connector to block fault currents and voltage transients. Use Value: Withstands ±4.6V I/O stress during mating/unmating; IOFF <50 µA prevents power rail collapse during card removal. | Use Scenario: Managing shared debug, trace, or JTAG interfaces among multiple ARM Cortex-A cores in an SoC validation platform. IC Role / Device Role / Timing Role: Selectively routing debug clock and data lines from host debugger to target core using OE-driven switching. Use Value: Dual OE control allows independent access to each core's debug port; 5Ω RON avoids signal degradation on high-frequency SWD/JTAG clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBTLV3384PWR | Same 10-bit dual-switch architecture, identical RON (5Ω typ), but TI package code PWR denotes TSSOP-24 (PGG24), not QSOP | Requires PCB footprint change - TSSOP-24 has narrower body (4.4 mm vs 4.9 mm) and different lead form | Select if TSSOP-24 is already standardized in design; verify thermal pad absence and solder paste volume |
| 74LVC1G3157GW | Single-channel SPDT analog switch, 10Ω RON, only 1-bit capacity - not functionally scalable to 10-bit operation | Limited to point-to-point signal routing; cannot replace dual 5-bit topology without 10x duplication and OE logic overhead | Consider only for ultra-low-pin-count prototypes requiring minimal routing; not a drop-in replacement |
Compared with SN74CBTLV3384PWR and 74LVC1G3157GW, the 74CBTLV3384QG uniquely delivers verified 10-bit switching in QSOP-24 with guaranteed industrial temp operation and power-off isolation - critical for backplane and hot-swap designs where footprint, reliability, and fail-safe behavior are non-negotiable.
Availability
74CBTLV3384QG is available at Aetrix Electronics and suitable for industrial control systems, PCIe sideband management, memory expansion modules, and hot-swappable backplane interfaces requiring stable component supply and long-term lifecycle assurance.
Supply support for 74CBTLV3384QG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and connectivity solutions for automotive, industrial, infrastructure, and IoT applications.
The CBTLV family - including the 74CBTLV3384QG - was designed specifically for high-speed, low-voltage bus switching in 3.3V systems requiring minimal propagation delay, robust isolation, and industrial-grade reliability.
FAQ
What is the maximum allowable voltage on the A/B pins of the 74CBTLV3384QG when VCC = 0V?
The 74CBTLV3384QG guarantees over-voltage tolerance up to +4.6V and down to –0.5V on all A/B pins even when VCC = 0V. This is confirmed in the Absolute Maximum Ratings table and enables safe hot-plug operation without external protection diodes. The device maintains IOFF ≤50 µA under these conditions, preserving system-level isolation integrity in the 74CBTLV3384QG.
Can the 74CBTLV3384QG be used to switch 5V logic signals?
No - the 74CBTLV3384QG is rated for VCC = 2.3V to 3.6V and is not designed for 5V supply operation. While its I/O pins tolerate up to +4.6V transiently, sustained 5V signaling violates the Absolute Maximum Rating for VI and risks long-term reliability. For 5V systems, consider the 74CBT3384 variant instead. Always operate the 74CBTLV3384QG within its specified 2.3–3.6V VCC window.
How should unused OE inputs be handled on the 74CBTLV3384QG?
All unused OE inputs on the 74CBTLV3384QG must be tied to either VCC or GND to prevent floating states that could cause undefined switch behavior or increased ICC. The datasheet recommends pull-up to VCC via a resistor (value determined by driver sink capability) to ensure high-impedance default state during power-up. Leaving OE floating violates the Operating Conditions requirement and may result in unintended conduction in the 74CBTLV3384QG.
Does the 74CBTLV3384QG support hot-swap applications?
Yes - the 74CBTLV3384QG is explicitly qualified for hot-swap use due to three key features: (1) power-off isolation (IOFF ≤50 µA at VCC = 0), (2) over-voltage tolerant I/O (–0.5V to +4.6V), and (3) latch-up immunity >100 mA. These characteristics prevent back-driving, rail collapse, or destructive latch-up during live insertion/removal - making the 74CBTLV3384QG suitable for modular backplane and carrier-card architectures.
What is the typical on-state resistance variation across process and temperature for the 74CBTLV3384QG?
The 74CBTLV3384QG specifies RON from 5Ω (typ) to 8Ω (max) at VCC = 2.5V and IO = 24mA, and from 5Ω (typ) to 7Ω (max) at VCC = 3.3V and IO = 24mA. Variation arises from silicon process spread and temperature coefficient - RON increases ~0.03Ω/°C above 25°C. Full min/typ/max values across –40°C to +85°C are provided in the DC Electrical Characteristics table of the 74CBTLV3384QG datasheet.
74CBTLV3384QG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- 74CBTLV
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QSOP
74CBTLV3384QG FAQ
1.How can I place an order for 74CBTLV3384QG through Aetrix?
Please submit a Request for Quotation (RFQ) for 74CBTLV3384QG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74CBTLV3384QG reliable?
The price and inventory of 74CBTLV3384QG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74CBTLV3384QG is usually 5 days.
3.What payment methods are accepted for 74CBTLV3384QG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74CBTLV3384QG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74CBTLV3384QG?
74CBTLV3384QG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74CBTLV3384QG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74CBTLV3384QG?
For technical support, including 74CBTLV3384QG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74CBTLV3384QG requirements.
6.How does Aetrix verify that 74CBTLV3384QG is sourced from the original manufacturer or authorized distributors?
All 74CBTLV3384QG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74CBTLV3384QG meets industry standards.
7.What is the process for return or replacement of 74CBTLV3384QG?
All 74CBTLV3384QG units undergo pre-shipment inspection (PSI). If there is an issue with 74CBTLV3384QG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74CBTLV3384QG part is unused and in its original packaging.
Return procedure for 74CBTLV3384QG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74CBTLV3384QG Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

