Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi 74HC02DTR2G

Name: 74HC02DTR2G
Brand: onsemi
SKU: 74HC02DTR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HC02DTR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74HC02DTR2G.pdf

Description:: IC GATE NOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,875

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HC02DTR2G from onsemi is a quad 2-input NOR gate in TSSOP-14 package, operating from 2.0 V to 6.0 V supply, delivering ±25 mA output drive per pin with 13 ns propagation delay at 6.0 V, used for digital logic inversion and combinational control in industrial timing and interface circuits.

For engineers reviewing the 74HC02DTR2G datasheet, pinout, applications, or equivalent options, this page provides verified pin assignments, JEDEC-compliant noise immunity, LSTTL-load compatibility, Pb-free TSSOP-14 packaging, and direct CMOS/NMOS/TTL interfacing capability without level-shifting.

Technical Context

The 74HC02DTR2G implements four independent CMOS NOR gates using high-performance silicon-gate technology, with input thresholds defined by VIH ≥ 4.2 V and VIL ≤ 1.8 V at VCC = 6.0 V, and guaranteed operation across –55 °C to +125 °C.

It features ESD protection rated at 2000 V HBM and 200 V machine model, supports 50 pF capacitive loads with tPLH/tPHL ≤ 13 ns at 6.0 V, and maintains low ICC ≤ 40 µA at 6.0 V and 125 °C for stable quiescent behavior in battery-sensitive systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NOR (Y = A + B)
Supply Voltage Range	2.0 V to 6.0 V - enables single-supply operation across 3.3 V and 5 V systems
Propagation Delay	13 ns max at VCC = 6.0 V, CL = 50 pF - ensures timing predictability in synchronous logic
Output Drive	±25 mA per pin - drives 10 LSTTL loads directly without buffer stages
Input Leakage	±1.0 µA max at 6.0 V, 125 °C - minimizes standby current in always-on control nodes
ESD Rating	HBM 2000 V - meets industrial handling robustness requirements without external protection
Operating Temperature	–55 °C to +125 °C - qualified for under-hood automotive and factory-floor environments

Pinout & Package

TSSOP-14 (Case 948G), 5.0 mm × 4.4 mm body, 0.65 mm pitch, Pb-free, moisture sensitivity level 1 (MSL1).

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 8, 9, 11, 12	Input A1/B1/A2/B2/A3/B3/A4/B4	Dedicated NOR gate inputs - require explicit tie-high or tie-low for unused pins
3, 6, 10, 13	Output Y1/Y2/Y3/Y4	Active-low NOR outputs - compatible with TTL/CMOS/NMOS loads up to 10 LSTTL units
7	GND	Ground reference for all logic and power domains - must be low-impedance connection
14	VCC	Positive supply rail - decoupling capacitor (100 nF) required within 5 mm of pin

Key Features

Feature	Design Value
JEDEC Std. 7A compliance	Ensures interoperability with legacy TTL and modern CMOS systems without signal integrity risk
High noise immunity	CMOS threshold margins provide >1.5 V noise margin at 5 V operation, reducing false triggering
Pb-free TSSOP-14 package	RoHS-compliant footprint with 0.65 mm pitch - supports automated SMT assembly and IPC-A-610 Class 2 reliability
Low input current	≤1.0 µA max at 6.0 V - eliminates need for pull-up/down resistors in high-impedance control paths
Chip complexity	40 FETs / 10 equivalent gates - balances integration density with thermal dissipation in compact layout

Applications

Industrial PLC Input Conditioning	Automotive Body Control Logic
Use Scenario: Converting mechanical switch closures into clean, debounced logic signals for microcontroller GPIO inputs in programmable logic controllers. IC Role / Device Role / Timing Role: NOR gate performs active-low OR logic to combine multiple limit switches into a single fault detection line. Use Value: Eliminates external RC debounce networks and reduces BOM count by integrating four independent gates in one TSSOP-14 package.	Use Scenario: Implementing door lock status arbitration logic where multiple sensors (door ajar, latch position, key fob signal) feed into centralized control unit. IC Role / Device Role / Timing Role: NOR gate acts as wired-OR combiner for safety-critical fault flags with fail-safe low-active assertion. Use Value: Leverages guaranteed –55 °C to +125 °C operation and 2000 V HBM ESD rating for under-dash mounting without shielding.
Consumer Appliance Power Sequencing	Medical Device Standby Monitoring
Use Scenario: Enabling sequential power-up of motor drivers, display backlights, and sensor subsystems in washing machines and HVAC controls. IC Role / Device Role / Timing Role: NOR gate generates enable/disable strobes based on master reset and mode select signals. Use Value: 2.0–6.0 V supply range allows direct use with both 3.3 V MCU I/O and 5 V analog front-end rails without level translation.	Use Scenario: Detecting loss of watchdog pulses or critical sensor timeouts in portable diagnostic equipment requiring fail-safe shutdown. IC Role / Device Role / Timing Role: NOR gate implements "any fault → assert shutdown" logic across three independent monitoring channels. Use Value: Low ICC ≤ 40 µA at 125 °C ensures minimal impact on battery runtime during long-term standby monitoring cycles.

Industrial PLC Input Conditioning

Automotive Body Control Logic

Use Scenario: Converting mechanical switch closures into clean, debounced logic signals for microcontroller GPIO inputs in programmable logic controllers.

IC Role / Device Role / Timing Role: NOR gate performs active-low OR logic to combine multiple limit switches into a single fault detection line.

Use Value: Eliminates external RC debounce networks and reduces BOM count by integrating four independent gates in one TSSOP-14 package.

Use Scenario: Implementing door lock status arbitration logic where multiple sensors (door ajar, latch position, key fob signal) feed into centralized control unit.

IC Role / Device Role / Timing Role: NOR gate acts as wired-OR combiner for safety-critical fault flags with fail-safe low-active assertion.

Use Value: Leverages guaranteed –55 °C to +125 °C operation and 2000 V HBM ESD rating for under-dash mounting without shielding.

Consumer Appliance Power Sequencing

Medical Device Standby Monitoring

Use Scenario: Enabling sequential power-up of motor drivers, display backlights, and sensor subsystems in washing machines and HVAC controls.

IC Role / Device Role / Timing Role: NOR gate generates enable/disable strobes based on master reset and mode select signals.

Use Value: 2.0–6.0 V supply range allows direct use with both 3.3 V MCU I/O and 5 V analog front-end rails without level translation.

Use Scenario: Detecting loss of watchdog pulses or critical sensor timeouts in portable diagnostic equipment requiring fail-safe shutdown.

IC Role / Device Role / Timing Role: NOR gate implements "any fault → assert shutdown" logic across three independent monitoring channels.

Use Value: Low ICC ≤ 40 µA at 125 °C ensures minimal impact on battery runtime during long-term standby monitoring cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC02DR	SOIC-14 package, same electrical specs, 1.5 mm greater height, 0.15 mm larger footprint	Better suited for through-hole prototyping or legacy board rework where TSSOP reflow is unavailable	Select when board-level thermal mass or manual soldering accessibility outweighs space constraints
MC74HC02ADTR2G	Identical onsemi TSSOP-14 marking and specs; differs only in wafer lot traceability and internal test binning	No functional or layout difference - fully interchangeable in production with same qualification data	Select when sourcing continuity requires matching internal part family prefix (MC vs 74)

Compared with SN74HC02DR and MC74HC02ADTR2G, the 74HC02DTR2G offers identical logic performance and temperature range in the smallest standard surface-mount package, enabling higher board density while maintaining full drop-in compatibility with other HC-series NOR gates.

Availability

74HC02DTR2G is available at Aetrix Electronics and suitable for industrial PLC input conditioning, automotive body control logic, and consumer appliance power sequencing requiring stable component supply and RoHS-compliant packaging.

Supply support for 74HC02DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The 74HC02DTR2G belongs to the high-speed CMOS logic family designed for reliable, low-power digital interfacing across mixed-voltage systems with strict industrial temperature and ESD requirements.

FAQ

What is the maximum operating temperature for the 74HC02DTR2G?

The 74HC02DTR2G is rated for continuous operation from –55 °C to +125 °C across all package types, including the TSSOP-14 variant. This specification is validated per JEDEC JESD22-A108 and confirmed in the onsemi datasheet revision 1, page 3, Recommended Operating Conditions table. The 74HC02DTR2G maintains full DC and AC performance within this range without derating.

Is the 74HC02DTR2G pin-compatible with the 74LS02?

Yes, the 74HC02DTR2G is explicitly designed to match the pinout of the 74LS02, as stated in the first sentence of the datasheet: "The 74HC02 is identical in pinout to the LS02." This applies to all packages, including the TSSOP-14 version 74HC02DTR2G, enabling direct replacement in existing LS02 layouts with improved voltage range and noise immunity.

Does the 74HC02DTR2G require external pull-up resistors on inputs?

No, the 74HC02DTR2G does not require external pull-up resistors for standard CMOS operation because its inputs are high-impedance and compatible with CMOS outputs. However, when interfacing with LSTTL outputs, pull-up resistors are needed to ensure valid high-level input voltage - a requirement confirmed in the datasheet's second paragraph and reflected in the VIH specification of 4.2 V at VCC = 6.0 V.

What is the propagation delay of the 74HC02DTR2G at 3.3 V supply?

At VCC = 3.0 V, the 74HC02DTR2G has a guaranteed maximum propagation delay of 30 ns (tPLH/tPHL) under CL = 50 pF load conditions, as specified in the AC Electrical Characteristics table on page 4 of the datasheet. This value is measured across the full temperature range and applies identically to the TSSOP-14 packaged 74HC02DTR2G.

Can unused inputs on the 74HC02DTR2G be left floating?

No, unused inputs on the 74HC02DTR2G must never be left floating. The datasheet explicitly states: "Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC)." Floating inputs cause increased ICC, erratic switching, and potential device damage due to undefined CMOS gate bias - a requirement applicable to all variants including the 74HC02DTR2G.

74HC02DTR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 5.2mA, 5.2mA

Input Logic Level - Low:: 0.5V ~ 1.8V

Input Logic Level - High:: 1.5V ~ 4.2V

Max Propagation Delay @ V, Max CL:: 13ns @ 6V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74HC02DTR2G FAQ

1.How can I place an order for 74HC02DTR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HC02DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HC02DTR2G reliable?

The price and inventory of 74HC02DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC02DTR2G is usually 5 days.

3.What payment methods are accepted for 74HC02DTR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC02DTR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HC02DTR2G?

74HC02DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HC02DTR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HC02DTR2G?

For technical support, including 74HC02DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC02DTR2G requirements.

6.How does Aetrix verify that 74HC02DTR2G is sourced from the original manufacturer or authorized distributors?

All 74HC02DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC02DTR2G meets industry standards.

7.What is the process for return or replacement of 74HC02DTR2G?

All 74HC02DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with 74HC02DTR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HC02DTR2G part is unused and in its original packaging.

Return procedure for 74HC02DTR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…