Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Nexperia USA Inc. 74HC02PW,118

Name: 74HC02PW,118
Brand: Nexperia USA Inc.
SKU: 74HC02PW,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HC02PW,118

Manufacturer:: Nexperia USA Inc.

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74HC02PW,118.pdf

Description:: IC GATE NOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:11,588

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HC02PW,118 from Nexperia is a quad 2-input NOR gate in TSSOP14 package, operating from 2.0 V to 6.0 V supply, delivering CMOS-level input compatibility, propagation delay as low as 7 ns at VCC = 6.0 V, and guaranteed operation from –40 °C to +125 °C - used for digital logic inversion, enable/disable control, and reset signal conditioning in industrial microcontroller interfaces.

For engineers reviewing the 74HC02PW,118 datasheet, 74HC02PW,118 pinout, 74HC02PW,118 application, or 74HC02PW,118 equivalent, key selection criteria include supply voltage range (2.0–6.0 V), output drive strength (±4.0 mA at VCC = 4.5 V), input clamping diode support for overvoltage-tolerant interfacing, and thermal performance in compact TSSOP14 packaging.

Technical Context

This device implements four independent 2-input NOR gates with Schmitt-trigger–free CMOS inputs, each featuring clamp diodes enabling safe interface to signals exceeding VCC when used with current-limiting resistors. It adheres to JEDEC JESD7A (2.0–6.0 V) and JESD8C (2.7–3.6 V) standards.

Logic behavior follows standard NOR truth table: output HIGH only when both inputs are LOW; all outputs are push-pull with symmetrical sourcing/sinking capability. Input leakage remains ≤ ±1 μA across full temperature range, supporting low-power system design.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - supports direct interface with 3.3 V and 5 V logic domains without level shifters
Propagation Delay (tpd)	7 ns (typ) at VCC = 6.0 V, CL = 50 pF - enables reliable timing in sub-20 MHz synchronous logic paths
Output Drive Current	±4.0 mA at VCC = 4.5 V - sufficient to drive multiple 74HC-series inputs or small LED indicators via series resistor
Input Voltage Thresholds	VIH = 3.15 V (min), VIL = 1.35 V (max) at VCC = 4.5 V - ensures noise margin > 0.8 V under worst-case conditions
Operating Temperature	–40 °C to +125 °C - qualified for under-hood industrial control and power supply monitoring applications
Power Dissipation (Ptot)	500 mW (TSSOP14, derates 7.3 mW/K above 81 °C) - allows sustained operation at elevated ambient with minimal heatsinking
ESD Protection	HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 Level 2 requirements for board-level robustness

Pinout & Package

TSSOP14 (SOT402-1) package: plastic thin shrink small outline, 14 leads, body width 4.4 mm, 0.65 mm pitch, 1.2 mm max height - optimized for high-density PCB layouts with improved thermal resistance vs SO14.

Pin/Terminal	Circuit Role	Design Meaning
1	1Y	Output of Gate 1 - active-low NOR result; capable of sourcing/sinking ±4.0 mA
2	VCC	Positive supply rail - must be decoupled locally with 100 nF ceramic capacitor
3	1A	Input A of Gate 1 - CMOS-compatible; includes internal clamp diode to VCC/GND
4	4Y	Output of Gate 4 - electrically identical to Pin 1; shares no internal coupling with other outputs
5	1B	Input B of Gate 1 - dual input enables standard NOR logic function with independent fan-in
6	4B	Input B of Gate 4 - matches Pin 5 electrical characteristics and timing behavior
7	2Y	Output of Gate 2 - isolated output stage; supports mixed-signal routing adjacent to analog sections
8	4A	Input A of Gate 4 - pin position aligns with JEDEC MO-153 layout for automated placement
9	2A	Input A of Gate 2 - consistent VIH/VIL thresholds across all 8 inputs (1A–4B)
10	3Y	Output of Gate 3 - verified to meet tpd spec across full voltage/temperature range per Table 7
11	2B	Input B of Gate 2 - supports <10 ns transition times without ringing when driven by 50 Ω source
12	3B	Input B of Gate 3 - identical AC loading (CI = 3.5 pF) to all other inputs
13	GND	Ground reference - requires low-inductance connection to PCB ground plane for noise immunity
14	3A	Input A of Gate 3 - pin 14 location matches industry-standard TSSOP indexing for pick-and-place accuracy

Key Features

Feature	Design Value
Wide supply range	Operates from 2.0 V to 6.0 V - eliminates need for separate 3.3 V/5 V logic families in mixed-voltage systems
Input clamp diodes	Enables safe interface to voltages up to VCC + 0.5 V using external current-limiting resistors - simplifies level translation in sensor front-ends
Latch-up immunity	Exceeds 100 mA per JESD78 Class II Level B - prevents destructive latch-up during transient overvoltage events
High noise immunity	Guaranteed 40 % VCC noise margin at VCC = 4.5 V - maintains logic integrity in electrically noisy motor-control environments
Thermal enhancement	TSSOP14 package provides 7.3 mW/K derating above 81 °C - supports continuous operation at 105 °C ambient in enclosed enclosures

Applications

Industrial PLC I/O Conditioning

Microcontroller Reset Logic

Use Scenario: Isolating and combining multiple fault signals (overcurrent, overtemp, communication loss) into a single hardware reset line for an ARM Cortex-M4 controller.

IC Role / Device Role / Timing Role: Quad NOR gate performs wired-OR logic inversion to assert active-low reset when any fault occurs; propagation delay <10 ns ensures deterministic timing.

Use Value: Eliminates need for discrete transistors or dedicated reset supervisors, reducing BOM count and PCB area while maintaining fail-safe behavior.

Use Scenario: Debouncing and synchronizing mechanical pushbutton inputs to a RISC-V SoC's external interrupt pins.

IC Role / Device Role / Timing Role: One NOR gate acts as SR latch with pull-up resistors; second gate provides clean inverted clock-enable signal for edge-triggered sampling.

Use Value: Achieves sub-microsecond bounce suppression without firmware overhead, improving system responsiveness and reducing CPU wake cycles.

Automated Test Equipment (ATE) Signal Gating

Legacy Bus Interface Translation

Use Scenario: Enabling/disabling test stimulus signals routed to DUT pins based on configuration register bits in a boundary-scan controller.

IC Role / Device Role / Timing Role: Two NOR gates implement AND-NOT logic to gate 10 MHz clock and data lines simultaneously with <15 ns skew between channels.

Use Value: Provides precise, low-jitter signal blanking during test mode transitions - critical for meeting IEEE 1149.1 timing compliance.

Use Scenario: Adapting TTL-level control signals (e.g., /WR, /RD) from an 8051-based legacy subsystem to CMOS-level peripherals operating at 3.3 V.

IC Role / Device Role / Timing Role: NOR gate configured as inverter with VCC = 3.3 V accepts 2.0 V min TTL VIH and delivers 2.9 V VOH - meets 74LVC input thresholds.

Use Value: Enables drop-in replacement of obsolete 74LS02 without redesigning power distribution or adding external level shifters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HCT02PW,118	TTL-compatible inputs (VIH = 2.0 V min), identical pinout and package - requires VCC = 4.5–5.5 V	Better interoperability with legacy 5 V TTL buses; higher ICC at VCC = 5 V (20 μA vs 2 μA for HC)	Select when interfacing directly to 74LS/74F logic or where input threshold matching to 5 V systems is required
SN74LVC02APW	3.3 V only (1.65–3.6 V), lower VIL/VIH thresholds, 24 mA drive, smaller TSSOP14 footprint	Optimized for modern low-voltage FPGAs and ASICs; not suitable for 5 V systems or wide-VCC designs	Choose for new 3.3 V-only designs requiring higher drive strength and lower dynamic power (CPD = 12 pF vs 22 pF)

Compared with 74HC02PW,118, the 74HCT02PW,118 offers superior TTL input compatibility at the cost of narrower supply range and higher static current, while SN74LVC02APW delivers higher speed and drive in 3.3 V systems but sacrifices voltage flexibility and legacy bus support.

Availability

74HC02PW,118 is available at Aetrix Electronics and suitable for industrial automation controllers, automotive body electronics modules, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74HC02PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable logic, discrete, and MOSFET solutions with focus on efficiency, reliability, and miniaturization for industrial, automotive, and consumer markets.

The 74HC02 belongs to Nexperia's broad HC logic family - engineered for wide-supply operation, low power, and robust ESD performance in space-constrained, thermally demanding applications.

FAQ

Can 74HC02PW,118 operate reliably at 2.0 V supply?

Yes - the datasheet guarantees full functionality at VCC = 2.0 V, including propagation delay ≤90 ns (25 °C), VIH ≥1.5 V, and VOL ≤0.5 V at IO = 4.0 mA. Input clamp diodes remain effective, and ICC stays below 20 μA, making it suitable for battery-powered 2.0 V systems.

Does this part support mixed-voltage interfacing (e.g., 3.3 V inputs driving a 5 V VCC device)?

No - inputs must remain within 0 V to VCC. However, the integrated clamp diodes allow safe interface to signals up to VCC + 0.5 V when current-limited externally (e.g., 5.5 V signal into VCC = 5.0 V device with 1 kΩ resistor). Direct 3.3 V logic driving 5 V VCC is fully compatible.

What is the maximum capacitive load this device can drive while maintaining specified timing?

The datasheet specifies dynamic characteristics at CL = 50 pF. At VCC = 6.0 V, tpd increases to 15 ns (max) and tt to 19 ns (max) under those conditions. For loads >50 pF, timing degrades predictably; for 100 pF, expect ~20 ns tpd - verify with actual layout parasitics and worst-case voltage/temperature.

Is the TSSOP14 package RoHS-compliant and lead-free?

Yes - 74HC02PW,118 is manufactured in full compliance with RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. The "PW" suffix denotes lead-free, halogen-free, and green-qualified TSSOP14 packaging per Nexperia's environmental policy.

74HC02PW,118 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74HC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 5.2mA, 5.2mA

Input Logic Level - Low:: 0.5V ~ 1.8V

Input Logic Level - High:: 1.5V ~ 4.2V

Max Propagation Delay @ V, Max CL:: 15ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74HC02PW,118 FAQ

1.How can I place an order for 74HC02PW,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HC02PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HC02PW,118 reliable?

The price and inventory of 74HC02PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC02PW,118 is usually 5 days.

3.What payment methods are accepted for 74HC02PW,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC02PW,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HC02PW,118?

74HC02PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HC02PW,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HC02PW,118?

For technical support, including 74HC02PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC02PW,118 requirements.

6.How does Aetrix verify that 74HC02PW,118 is sourced from the original manufacturer or authorized distributors?

All 74HC02PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC02PW,118 meets industry standards.

7.What is the process for return or replacement of 74HC02PW,118?

All 74HC02PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC02PW,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HC02PW,118 part is unused and in its original packaging.

Return procedure for 74HC02PW,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…