onsemi 74HC04DTR2G
- Part No.:
- 74HC04DTR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74HC04DTR2G.pdf
- Description:
- IC INVERTER 6CH 1-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,984
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC04DTR2G from onsemi is a high-performance silicon-gate CMOS hex inverter in 14-lead TSSOP package, operating from 2.0 V to 6.0 V, delivering 10 LSTTL load drive capability per output, with propagation delay as low as 13 ns at 6.0 V, and used for logic-level inversion in digital control, clock buffering, and signal conditioning circuits.
For engineers reviewing the 74HC04DTR2G datasheet, pinout, applications, or equivalent options, key selection considerations include supply voltage range (2.0–6.0 V), guaranteed output drive (±25 mA per pin), input compatibility with TTL/CMOS, thermal limits (–55°C to +125°C), and Pb-free TSSOP-14 packaging.
Technical Context
The 74HC04DTR2G implements six independent three-stage CMOS inverters in a single monolithic IC, each with rail-to-rail output swing and high noise immunity. Its inputs accept standard CMOS logic levels and-when pulled up-LSTTL-compatible signals.
It operates across industrial temperature (–55°C to +125°C) and supports dynamic performance up to 25 MHz typical at 5 V, with input capacitance ≤10 pF and power dissipation capacitance of 20 pF per inverter. No internal clamping diodes are present; unused inputs must be tied to VCC or GND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - Enables direct interface with 3.3 V and 5 V logic systems without level shifters. |
| Propagation Delay (tPLH/tPHL) | 13 ns max at VCC = 6.0 V, CL = 50 pF - Supports reliable timing in sub-40 MHz digital control paths. |
| Output Drive Current | ±25 mA per pin - Sufficient to drive 10 LSTTL loads or directly interface with NMOS/CMOS/TTL families. |
| Input Leakage Current | ±1.0 µA max at VCC = 6.0 V - Ensures minimal static power draw and stable logic thresholds over temperature. |
| Operating Temperature | –55°C to +125°C - Qualified for automotive under-hood, industrial motor control, and outdoor embedded applications. |
| ESD Rating (HBM) | 2000 V - Meets JEDEC Std. 7A for robust handling in automated assembly and field-replaceable modules. |
Pinout & Package
TSSOP-14 package (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, moisture sensitivity level 1 (MSL1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (A1–A6) | CMOS-compatible logic inputs; require explicit biasing if unused (tie to VCC or GND). |
| 2, 4, 6, 8, 10, 12 | Output (Y1–Y6) | Inverted logic outputs; capable of sourcing/sinking ±25 mA, rail-to-rail swing. |
| 7 | GND | Ground reference for all inputs, outputs, and internal circuitry; must be low-impedance connection. |
| 14 | VCC | Positive supply rail (2.0–6.0 V); requires local 0.1 µF ceramic decoupling adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| Hex inverter function | Six independent, non-inverting-input inverters in one die-reduces board space vs. discrete gate solutions. |
| High noise immunity | CMOS input structure provides >40% VCC noise margin at 5 V, improving reliability in electrically noisy environments. |
| Pb-free TSSOP-14 | RoHS-compliant, surface-mount package with 0.65 mm pitch-compatible with standard reflow profiles and AOI inspection. |
| Low quiescent current | ICC ≤ 40 µA max at VCC = 6.0 V and TA = +125°C-enables use in always-on, battery-backed subsystems. |
Applications
| Industrial PLC I/O Conditioning | Digital Clock Signal Inversion |
|---|---|
Use Scenario: Inverting status signals from isolated sensor inputs before feeding into microcontroller GPIOs. IC Role / Device Role / Timing Role: Level-shifting and polarity correction for open-collector or opto-isolated feedback lines. Use Value: Eliminates need for external pull-ups or discrete transistors while maintaining signal integrity across 0–10 kHz switching rates. |
Use Scenario: Generating complementary clock edges for dual-edge-triggered logic or differential clock distribution. IC Role / Device Role / Timing Role: Non-inverting buffer stage replaced by inverter to produce 180° phase-shifted copy of system clock. Use Value: Achieves precise edge alignment with <13 ns skew between original and inverted clocks at 6 V supply. |
| Automotive Body Control Module | Consumer Appliance Logic Interface |
Use Scenario: Driving LED indicators and relay drivers from MCU outputs with reversed active-state logic. IC Role / Device Role / Timing Role: Signal polarity inversion for active-low LED anode control and N-channel MOSFET gate drive. Use Value: Allows reuse of same firmware logic for both high-side and low-side actuation without hardware redesign. |
Use Scenario: Interfacing legacy 5 V TTL control panels with modern 3.3 V microcontrollers in washing machine UI boards. IC Role / Device Role / Timing Role: Bidirectional voltage translation and logic inversion between mixed-voltage subsystems. Use Value: Operates reliably at 3.3 V with full output swing and 10 LSTTL drive-no external resistors required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC04DR | SOIC-14 package (Case 751A), slightly higher thermal resistance (θJA = 125°C/W vs. 160°C/W for TSSOP), identical electrical specs. | Better suited for through-hole prototyping or legacy PCBs with SOIC footprints; less compact than TSSOP. | Select when board layout uses SOIC-14 land pattern or requires higher power derating margin at ambient >85°C. |
| MC74HC04ADTR2G | Same onsemi die, identical TSSOP-14 package and marking (G suffix), fully interchangeable with 74HC04DTR2G per datasheet revision history. | No functional or mechanical difference; alternate manufacturer part number for same production lot traceability. | Valid drop-in replacement with identical form, fit, and function-used interchangeably in onsemi's own BOMs. |
Compared with SN74HC04DR and MC74HC04ADTR2G, the 74HC04DTR2G offers optimal footprint density and thermal performance in space-constrained industrial controls, while retaining full electrical equivalence to industry-standard HC04 logic behavior.
Availability
74HC04DTR2G is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and consumer appliance designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 74HC04DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.
The 74HC04DTR2G belongs to the high-speed CMOS logic family designed for robust, low-power digital interfacing in harsh environments-emphasizing wide voltage operation, ESD resilience, and industrial temperature tolerance.
FAQ
What is the maximum operating frequency supported by the 74HC04DTR2G?
The 74HC04DTR2G does not specify a hard maximum clock frequency, but its propagation delay (13 ns max at 6.0 V) and transition time (13 ns max) support reliable operation up to approximately 25 MHz in typical 50 pF load conditions. For sustained high-frequency use, ensure proper decoupling and minimize trace capacitance to maintain timing margins.
Can the 74HC04DTR2G operate at 3.3 V supply voltage?
Yes, the 74HC04DTR2G is fully specified for operation at 3.3 V (within its 2.0–6.0 V range). At 3.3 V, it delivers VOH ≥ 3.15 V and VOL ≤ 0.26 V under 4.0 mA load, ensuring solid noise margins and compatibility with 3.3 V CMOS and LVTTL interfaces.
Is the 74HC04DTR2G pin-compatible with the 74LS04?
Yes-the 74HC04DTR2G has identical pinout to the 74LS04 and MC14069, as confirmed in the official datasheet. However, due to CMOS input structure, it requires pull-up resistors for LSTTL input compatibility and cannot directly replace LS04 in open-collector configurations without external biasing.
Does the 74HC04DTR2G include internal ESD protection diodes?
The 74HC04DTR2G features built-in ESD protection rated to 2000 V HBM and 200 V Machine Model, per JEDEC Std. 7A. It does not contain forward-biased input clamping diodes to VCC or GND; therefore, input voltages must remain within –0.5 V to VCC + 0.5 V to avoid damage.
What is the thermal resistance (θJA) of the 74HC04DTR2G in TSSOP-14 package?
The 74HC04DTR2G in TSSOP-14 (Case 948G) has a junction-to-ambient thermal resistance (θJA) of 160°C/W under standard JEDEC test conditions (1s² copper pad, no airflow). Derating is –6.1 mW/°C above 65°C ambient, limiting max continuous power dissipation to ~450 mW at 125°C case temperature.
74HC04DTR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 13ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
74HC04DTR2G FAQ
1.How can I place an order for 74HC04DTR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC04DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC04DTR2G reliable?
The price and inventory of 74HC04DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC04DTR2G is usually 5 days.
3.What payment methods are accepted for 74HC04DTR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC04DTR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC04DTR2G?
74HC04DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC04DTR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC04DTR2G?
For technical support, including 74HC04DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC04DTR2G requirements.
6.How does Aetrix verify that 74HC04DTR2G is sourced from the original manufacturer or authorized distributors?
All 74HC04DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC04DTR2G meets industry standards.
7.What is the process for return or replacement of 74HC04DTR2G?
All 74HC04DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with 74HC04DTR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC04DTR2G part is unused and in its original packaging.
Return procedure for 74HC04DTR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC04DTR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

