My Inquiry
My Account
Nexperia USA Inc. 74HC109D,652
- Part No.:
- 74HC109D,652
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC109D,652.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,263
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC109D,652 from Nexperia is a dual positive-edge-triggered JK flip-flop with asynchronous set (SD) and reset (RD) inputs, complementary Q/Q̅ outputs per channel, 2.0–6.0 V supply range, and SO16 package. It operates as a synchronous bistable latch for digital state storage and sequencing in clocked logic systems, supporting D-type configuration via J-K tie-down. Used in address latching, control register staging, and serial-to-parallel data conversion.
For engineers reviewing the 74HC109D,652 datasheet, 74HC109D,652 pinout, 74HC109D,652 application, or 74HC109D,652 equivalent, this page delivers verified functional behavior, SO16 terminal mapping, propagation delay (14–265 ns), setup/hold timing (5–18 ns), and direct substitution guidance - all grounded in Nexperia's Rev. 6 (2024) product data sheet.
Technical Context
The device implements two independent edge-triggered JK flip-flops sharing no internal coupling; each has dedicated J, K, CP, SD, RD, Q, and Q̅ terminals. Asynchronous SD/RD override clock action and force Q to HIGH/LOW regardless of CP state. Schmitt-trigger clock input ensures robust operation with slow-rising edges.
State transitions follow standard JK truth table: toggle on J=K=HIGH, hold on J=K=LOW, set on J=HIGH/K=LOW, reset on J=LOW/K=HIGH. Input thresholds are CMOS-compatible (VIH ≥ 3.15 V @ VCC = 4.5 V), enabling direct interfacing with HC/HCT-family logic without level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC - high-speed CMOS compatible with TTL input levels; enables mixed-voltage system integration. |
| Supply Voltage Range | 2.0 V to 6.0 V - supports battery-powered (3.3 V), industrial (5 V), and wide-input rail designs without external regulators. |
| Propagation Delay (tpd) | 14 ns (VCC = 6.0 V, CL = 50 pF) - determines maximum clock frequency (81 MHz) and timing margin in synchronous pipelines. |
| Set-up Time (tsu) | 5 ns (VCC = 6.0 V) - defines minimum stable window for J/K inputs before clock edge to guarantee deterministic state capture. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLCs, and extended-temperature embedded controllers. |
| Power Dissipation (CPD) | 20 pF - used to calculate dynamic power: PD = CPD × VCC² × fi × N, critical for thermal budgeting in dense logic arrays. |
| ESD Rating (HBM) | >2000 V - exceeds JEDEC JS-001 Class 2, reducing susceptibility to handling damage during PCB assembly. |
Pinout & Package
74HC109D,652 uses the SO16 (SOT109-1) plastic small outline package: 16-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads. RoHS-compliant, surface-mountable, and compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1RD, 15RD | Asynchronous reset (active LOW) | Forces Q = LOW independently of clock; used for power-on initialization or emergency state clearing. |
| 1SD, 11SD | Asynchronous set (active LOW) | Forces Q = HIGH regardless of CP; enables presetting registers before main clock sequence begins. |
| 1J, 2J | Synchronous data input (J) | Controls next-state logic when CP rises; J=HIGH enables toggle or set depending on K value. |
| 1K, 2K | Synchronous data input (K) | Complements J: K=HIGH enables toggle or reset; J/K combination defines full JK functionality. |
| 1CP, 2CP | Clock input (positive-edge-triggered) | Edge-sensitive input with Schmitt-trigger; accepts slow or noisy clocks without metastability risk. |
| 1Q, 2Q | True output | Primary registered output; drives downstream logic, LEDs, or bus lines with 4 mA sink/source capability. |
| 1Q̅, 2Q̅ | Complement output | Inverted state mirror; eliminates need for external inverters in feedback or differential signaling paths. |
| VCC (Pin 16) | Positive supply | Accepts 2.0–6.0 V; decoupling capacitor required at pin for noise suppression in high-speed switching. |
| GND (Pin 8) | Ground reference | Return path for all I/O and internal currents; must be low-impedance connection to minimize ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent JK flip-flops | Two fully isolated channels enable parallel register staging without inter-channel timing coupling or crosstalk. |
| J-K tie-down for D-type mode | Connecting J to K converts each flip-flop into a D latch, simplifying design reuse in data-capture applications. |
| CMOS low-power operation | ICC ≤ 4.0 μA typical @ VCC = 6.0 V - extends battery life in portable instrumentation and sensor nodes. |
| Input clamp diodes | Enable safe interface to voltages exceeding VCC using current-limiting resistors, preventing latch-up during overvoltage events. |
| Wide temperature qualification | Specified from -40 °C to +125 °C - validated for deployment in engine control units, motor drives, and outdoor telecom gear. |
Applications
| Industrial Control Logic | Serial Data Synchronization |
|---|---|
Use Scenario: Latching status bits from rotary encoder quadrature signals in PLC I/O modules. IC Role / Device Role / Timing Role: Dual JK captures A/B phase edges on separate CP inputs; SD/RD initialize known start state at power-up. Use Value: Eliminates need for external debounce circuitry; Schmitt-trigger CP tolerates mechanical switch bounce and cable-induced jitter. |
Use Scenario: Converting UART RX serial stream into parallel byte format for microcontroller DMA ingestion. IC Role / Device Role / Timing Role: Each JK stage shifts one bit per clock cycle; Q outputs feed 8-bit parallel bus after eight CP edges. Use Value: Propagation delay ≤14 ns @ 6 V ensures reliable sampling at 20 Mbps baud rates with margin for trace skew. |
| Address Register Staging | Test Pattern Generation |
Use Scenario: Holding memory-mapped peripheral addresses during multi-cycle bus transactions in FPGA-based SoM designs. IC Role / Device Role / Timing Role: Two 74HC109D devices cascade to form 16-bit address latch; CP synchronized to AHB/APB clock domain. Use Value: Asynchronous SD/RD allow clean address reset between burst transfers, avoiding partial-address glitches. |
Use Scenario: Generating repeating test sequences (e.g., 0x55/0xAA) for boundary-scan validation of PCB interconnects. IC Role / Device Role / Timing Role: JK configured in toggle mode (J=K=HIGH); CP driven by system test clock to produce square-wave outputs. Use Value: Guaranteed 50% duty cycle from toggle operation enables precise timing alignment across multiple test pins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual JK flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT109D,653 | TTL-compatible inputs (VIH = 2.0 V min); identical SO16 pinout and function. | Better suited for legacy 5 V TTL systems where HC-level thresholds cause marginal noise margins. | Select when interfacing directly to 74LS/74ALS logic without level translators. |
| SN74LV109ADR | Lower VCC range (2.0–5.5 V); higher drive strength (±12 mA); different pinout (SOIC-16 but non-identical mapping). | Requires PCB layout revision; offers improved noise immunity and faster tpd (11 ns @ 5 V) in LV logic domains. | Choose for new designs targeting TI's LV family compatibility and tighter timing budgets. |
Compared with 74HC109D,652, the 74HCT109D,653 eases integration into mixed TTL-CMOS systems via guaranteed 2.0 V VIH, while SN74LV109ADR trades pin compatibility for enhanced speed and drive-making it viable only with board redesign.
Availability
74HC109D,652 is available at Aetrix Electronics and suitable for industrial control logic, serial data synchronization, address register staging, and test pattern generation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC109D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and discrete components optimized for efficiency, reliability, and manufacturability in high-volume applications.
The 74HC109D,652 belongs to Nexperia's 74HC logic family - engineered for low-power, wide-supply-voltage digital interfacing in industrial, consumer, and computing systems where robustness and pin compatibility are essential.
FAQ
Can 74HC109D,652 operate at 3.3 V?
Yes. The 74HC109D,652 is fully specified from 2.0 V to 6.0 V, including 3.3 V nominal rails. At VCC = 3.3 V, VIH = 2.31 V (70% of VCC) and VOL ≤ 0.4 V at 4 mA load, ensuring interoperability with 3.3 V microcontrollers and FPGAs without level shifting.
What is the minimum pulse width required on CP, SD, or RD?
The minimum pulse width (tW) is 14 ns at VCC = 6.0 V and 18 ns at VCC = 4.5 V. This ensures reliable edge detection and avoids metastability; shorter pulses may result in missed triggers or undefined output states per Table 7 of the datasheet.
Is there a recommended decoupling strategy for SO16 layout?
Place a 100 nF X7R ceramic capacitor between VCC (Pin 16) and GND (Pin 8), located within 3 mm of the package. Add a 10 μF bulk capacitor near the power entry point. Avoid shared return paths between GND pins to suppress simultaneous switching noise.
Does 74HC109D,652 support hot insertion?
No. The device lacks hot-swap protection features such as power-up sequencing control or Ioff (power-off protection). Applying VCC before GND or inserting while powered risks latch-up due to internal parasitic SCR activation, per JEDEC JESD78 Class II Level B stress limits.
74HC109D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 81 MHz
- Max Propagation Delay @ V, Max CL:
- 30ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74HC109D,652 FAQ
1.How can I place an order for 74HC109D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC109D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC109D,652 reliable?
The price and inventory of 74HC109D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC109D,652 is usually 5 days.
3.What payment methods are accepted for 74HC109D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC109D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC109D,652?
74HC109D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC109D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC109D,652?
For technical support, including 74HC109D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC109D,652 requirements.
6.How does Aetrix verify that 74HC109D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC109D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC109D,652 meets industry standards.
7.What is the process for return or replacement of 74HC109D,652?
All 74HC109D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC109D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC109D,652 part is unused and in its original packaging.
Return procedure for 74HC109D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC109D,652 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
