My Inquiry
My Account
Nexperia USA Inc. 74HC112D,652
- Part No.:
- 74HC112D,652
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC112D,652.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,685
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC112D,652 from Nexperia is a dual negative-edge-triggered JK flip-flop in SO16 package, featuring asynchronous active-LOW set (nSD) and reset (nRD), complementary Q/nQ outputs per channel, and CMOS-level input compatibility. It operates from 2.0 V to 6.0 V, supports -40 °C to +125 °C ambient range, and delivers 71 MHz maximum clock frequency at VCC = 6.0 V - used in synchronous logic control, state machines, and digital counters.
For engineers reviewing the 74HC112D,652 datasheet, 74HC112D,652 pinout, 74HC112D,652 application, or 74HC112D,652 equivalent, this page provides verified functional identity, SO16 pin mapping, propagation delay (16 ns typ. @6 V), setup/hold timing, and direct alternatives for logic design validation and BOM optimization.
Technical Context
This device implements two independent edge-triggered JK flip-flops with fully asynchronous set and reset inputs that override clock action. Each channel accepts J and K data inputs stable one setup time before the HIGH-to-LOW clock transition, enabling predictable toggle, set, reset, and hold operations per the mode-select truth table.
Schmitt-trigger action on the clock input improves noise immunity against slow rise/fall times, while integrated input clamp diodes allow safe interfacing to voltages exceeding VCC when used with current-limiting resistors - critical for mixed-voltage system integration and robust industrial control logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC high-speed CMOS - compatible with TTL output levels but driven by CMOS input thresholds |
| Supply Voltage Range | 2.0 V to 6.0 V - enables operation across battery-powered (3.3 V) and legacy 5 V systems |
| Max Clock Frequency | 71 MHz @ VCC = 6.0 V - supports high-speed sequential logic in data path and control units |
| Propagation Delay (nCP→nQ) | 16 ns typical @ VCC = 6.0 V, CL = 50 pF - defines minimum clock period for reliable state capture |
| Setup Time (nJ/nK) | 14 ns minimum @ VCC = 6.0 V - constrains maximum data arrival skew relative to clock edge |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules and industrial PLCs |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - ensures handling robustness during PCB assembly and field service |
Pinout & Package
74HC112D,652 is housed in a plastic small outline package (SO16, SOT109-1) with 16 leads and 3.9 mm body width. Pin 1 is index-marked; pins are arranged in two rows with GND (pin 8) and VCC (pin 16) positioned for low-inductance decoupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1CP, 2CP (pins 1, 13) | Clock input | Negative-edge triggered - state update occurs on HIGH-to-LOW transition; Schmitt-triggered for noise tolerance |
| 1J, 2J (pins 3, 11); 1K, 2K (pins 2, 12) | Data inputs | Control next-state logic: J=1/K=0 sets Q=1; J=0/K=1 resets Q=0; J=K=1 toggles; J=K=0 holds |
| 1SD, 2SD (pins 4, 10); 1RD, 2RD (pins 15, 14) | Asynchronous control | Active-LOW - immediate Q/nQ assertion/reset independent of clock; priority over J/K inputs |
| 1Q, 2Q (pins 5, 9); 1Q, 2Q (pins 6, 7) | Complementary outputs | True and inverted latched states - enables differential signaling or direct connection to downstream logic |
| VCC (pin 16); GND (pin 8) | Power terminals | Single-supply operation; requires local 100 nF ceramic decoupling between VCC and GND near pin 16 |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous Set/Reset | Independent active-LOW nSD/nRD inputs force immediate Q/nQ states without clock dependency - essential for power-on initialization and fault recovery |
| Schmitt-trigger Clock Input | Enables reliable triggering with slow or noisy clock edges up to 120 ns rise/fall time - reduces need for external signal conditioning |
| Input Clamp Diodes | Allow safe interface to voltages > VCC using series current-limiting resistors - simplifies level translation in mixed-voltage designs |
| Wide Temperature Range | Specified from -40 °C to +125 °C - supports deployment in engine control units, motor drives, and outdoor industrial controllers |
| Low Dynamic Power | CPD = 27 pF - limits switching power dissipation in high-frequency clock trees and portable applications |
Applications
| Industrial PLC Logic Modules | Digital Counter Circuits |
|---|---|
Use Scenario: Implementing 4-bit binary counters and sequence controllers in programmable logic controller I/O modules. IC Role / Device Role / Timing Role: Dual JK flip-flop serves as cascaded stage element, with clock synchronized to scan cycle and asynchronous reset tied to emergency stop signal. Use Value: Guaranteed 16 ns propagation delay and -40 °C to +125 °C operation ensure deterministic timing and reliability in factory-floor environments. |
Use Scenario: Building divide-by-N frequency dividers and modulo counters in test equipment clock generation subsystems. IC Role / Device Role / Timing Role: Configured in toggle mode (J=K=1), each flip-flop halves input clock frequency; outputs feed next stage's clock input. Use Value: 71 MHz max frequency at 6 V enables division of high-speed reference clocks up to 35.5 MHz per stage without timing violation. |
| Motor Control State Machines | Legacy System Bus Interface Logic |
Use Scenario: Managing commutation states in three-phase BLDC motor drivers using finite-state machine architecture. IC Role / Device Role / Timing Role: Stores rotor position state bits; J/K inputs updated by microcontroller GPIO; clock driven by PWM timer edge. Use Value: Asynchronous set/reset allows immediate transition to safe-stop state (e.g., all FETs off) regardless of current clock phase. |
Use Scenario: Glue logic for interfacing 8-bit microcontrollers to parallel memory or peripheral buses with handshaking signals. IC Role / Device Role / Timing Role: Latches address strobes or generates chip-select timing windows using J/K-controlled toggle and hold modes. Use Value: CMOS input thresholds and 2.0–6.0 V supply range permit direct use with both 3.3 V MCUs and 5 V legacy peripherals without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual JK flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT112D,653 | TTL-compatible inputs (VIH = 2.0 V min), otherwise identical pinout, timing, and function | Better suited for systems with mixed 74LS/74ALS legacy logic driving clock/data lines | Select when interfacing directly to older TTL outputs without pull-ups or level translators |
| SN74HC112DR | Same logic function and specs, but in SOIC-16 (PW package, SOT403-1) with 4.4 mm body width and tighter pitch | Higher board density; slightly lower thermal resistance but reduced manual solderability | Prefer for space-constrained designs where TSSOP footprint and reflow compatibility are prioritized |
Compared with 74HC112D,652, the 74HCT112D,653 eases integration into TTL-dominated systems via input threshold alignment, while SN74HC112DR offers identical electrical behavior in a smaller, surface-mount-optimized package - choice depends on legacy interface requirements and PCB layout constraints.
Availability
74HC112D,652 is available at Aetrix Electronics and suitable for industrial PLC logic modules, motor control state machines, digital counter circuits, and legacy system bus interface logic requiring stable component supply across extended temperature ranges.
Supply support for 74HC112D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and discrete components - delivering energy-efficient, scalable solutions for automotive, industrial, and consumer markets.
The 74HC112D,652 belongs to Nexperia's 74HC logic family, designed for general-purpose digital sequencing and control in cost-sensitive, thermally demanding applications where speed, noise immunity, and wide supply range are critical.
FAQ
What is the minimum setup time required for J and K inputs relative to the clock edge?
The 74HC112D,652 requires J and K inputs to be stable for at least 14 ns before the HIGH-to-LOW clock transition at VCC = 6.0 V (per Table 7). This value increases to 20 ns at VCC = 4.5 V and 100 ns at VCC = 2.0 V. Violating setup time risks metastability or incorrect state capture, especially in high-speed synchronous designs.
Can the 74HC112D,652 operate reliably at 3.3 V supply?
Yes - the 74HC112D,652 is fully specified from 2.0 V to 6.0 V. At 3.3 V, it delivers typical propagation delay of 25 ns, maximum frequency of ~45 MHz, and guaranteed VIH ≥ 2.1 V / VIL ≤ 1.35 V (Table 6), making it compatible with standard 3.3 V CMOS logic families without level shifting.
How does the asynchronous reset behave when both set and reset are asserted simultaneously?
When nSD and nRD are both LOW, the output states become undefined per Table 3 - the datasheet explicitly warns that simultaneous assertion results in unpredictable Q/nQ levels. Designers must ensure mutually exclusive activation using external gating or priority encoding to avoid indeterminate system behavior.
Is the SO16 package (SOT109-1) RoHS compliant and lead-free?
Yes - Nexperia confirms the 74HC112D,652 in SOT109-1 packaging meets RoHS Directive 2011/65/EU and is lead-free, with matte tin (Sn) termination finish. The package outline drawing (Fig. 7) and ordering information (Table 1) confirm compliance, and no exemptions apply per Nexperia's public product declarations.
74HC112D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 71 MHz
- Max Propagation Delay @ V, Max CL:
- 30ns @ 6V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74HC112D,652 FAQ
1.How can I place an order for 74HC112D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC112D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC112D,652 reliable?
The price and inventory of 74HC112D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC112D,652 is usually 5 days.
3.What payment methods are accepted for 74HC112D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC112D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC112D,652?
74HC112D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC112D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC112D,652?
For technical support, including 74HC112D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC112D,652 requirements.
6.How does Aetrix verify that 74HC112D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC112D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC112D,652 meets industry standards.
7.What is the process for return or replacement of 74HC112D,652?
All 74HC112D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC112D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC112D,652 part is unused and in its original packaging.
Return procedure for 74HC112D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC112D,652 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
