My Inquiry
My Account
NXP Semiconductors 74HC112N,652
- Part No.:
- 74HC112N,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Flip Flops
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
74HC112N,652.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,913
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC112N,652 from NXP Semiconductors (formerly Philips) is a dual negative-edge-triggered JK flip-flop with asynchronous set and reset inputs, operating at 2–6 V supply voltage, delivering 66 MHz maximum clock frequency and 17 ns typical propagation delay (nCP to nQ), used in synchronous logic control, state machines, and digital counters.
For engineers reviewing the 74HC112N,652 datasheet, 74HC112N,652 pinout, 74HC112N,652 application, or 74HC112N,652 equivalent, this page provides verified functional behavior, DIP16 package mapping, timing constraints including setup/hold times, and validated alternatives for legacy TTL-compatible logic design.
Technical Context
The 74HC112N,652 implements two independent JK flip-flops sharing no internal coupling, each with dedicated nJ/nK data inputs, nSD/nRD active-low asynchronous controls, and nCP negative-edge clock trigger. Schmitt-trigger action on clock inputs enables tolerance to slow-rising waveforms.
Each flip-flop supports four operational modes-set, reset, toggle, and hold-governed by the function table under defined setup time (16 ns min at VCC = 4.5 V) and hold time (0 ns min). Outputs drive standard CMOS loads with guaranteed fan-out of 10 LSTTL units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC high-speed CMOS, pin-compatible with 74LS TTL |
| Supply Voltage Range | 2.0 V to 6.0 V - supports mixed-voltage system interfacing |
| Max Clock Frequency | 66 MHz at VCC = 5 V - enables high-speed sequential logic in industrial controllers |
| Propagation Delay | 17 ns (nCP → nQ, typ. @ 5 V, 15 pF) - determines minimum clock period in synchronous designs |
| Input Capacitance | 3.5 pF - minimizes loading on driving gates in dense logic arrays |
| Power Dissipation Cap. | 27 pF per flip-flop - used to calculate dynamic power at given clock/output frequencies |
| Operating Temperature | −40 °C to +125 °C - qualified for extended industrial environments |
Pinout & Package
DIP16 plastic dual in-line package (SOT38-1), 300-mil body width, through-hole mountable, 16-pin layout with 2.54 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | nCP (Clock Input) | Negative-edge triggered clock for flip-flop n; Schmitt-trigger input accepts slow edges |
| 2, 12 | nK (Data Input) | JK flip-flop K-input controlling reset/load behavior on next clock edge |
| 3, 11 | nJ (Data Input) | JK flip-flop J-input controlling set/load behavior on next clock edge |
| 4, 10 | nSD (Set Input) | Asynchronous active-low set - forces nQ = HIGH regardless of clock or J/K state |
| 5, 9 | nQ (True Output) | Complementary output of flip-flop n; drives standard CMOS loads |
| 6, 7 | nQ (Complement Output) | Inverted output of flip-flop n; provides both logic polarities without external inverters |
| 8 | GND | Ground reference for all internal circuitry and I/O |
| 14, 15 | nRD (Reset Input) | Asynchronous active-low reset - forces nQ = LOW regardless of clock or J/K state |
| 16 | VCC | Positive supply rail; must be decoupled locally for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous Set/Reset | Independent nSD/nRD pins override clock and data to force known Q/Q states immediately |
| Negative-Edge Triggering | State changes occur only on HIGH-to-LOW transition of nCP, enabling precise timing alignment |
| Schmitt-Trigger Clock Inputs | Enables reliable operation with slow-rising clock signals up to 100 ns rise/fall time |
| Standard Output Drive | Capable of driving 10 LSTTL loads or equivalent CMOS fan-out without buffering |
| JEDEC 7A Compliance | Meets industry-standard electrical and mechanical requirements for interoperability |
Applications
| Industrial Control Logic | Digital Counter Circuits |
|---|---|
Use Scenario: Synchronizing sensor sampling intervals and actuator enable pulses in PLC-based motion control systems. IC Role / Device Role / Timing Role: Dual JK flip-flop providing edge-aligned state storage and asynchronous emergency stop latching. Use Value: Guaranteed deterministic response to nSD/nRD asserts within 15 ns (typ.), ensuring fail-safe machine shutdown. |
Use Scenario: Building modulo-N binary counters using cascaded toggle-mode JK stages in test equipment timing generators. IC Role / Device Role / Timing Role: Negative-edge-triggered counter cell with complementary outputs eliminating external inverters. Use Value: 66 MHz max clock rate supports 100 ns minimum count period, enabling sub-microsecond resolution timing. |
| Legacy TTL System Upgrades | State Machine Implementation |
Use Scenario: Replacing obsolete 74LS112 in existing board-level designs requiring drop-in CMOS power savings. IC Role / Device Role / Timing Role: Pin- and function-compatible upgrade offering 5× lower static current and wider VCC range. Use Value: Maintains identical PCB layout while reducing supply current from ~15 mA to <1 µA at standby. |
Use Scenario: Encoding finite-state logic for communication protocol handshaking in embedded UART peripherals. IC Role / Device Role / Timing Role: Dual flip-flop implementing two-bit state register with independent asynchronous initialization. Use Value: Asynchronous nSD/nRD allow immediate state reset to IDLE on error detection, avoiding clock-domain metastability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual JK flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT112N,652 | TTL-compatible input thresholds (VIH = 2.0 V min); identical AC/DC specs except input level definition | Better interoperability with legacy 5 V TTL drivers without level-shifting | Select when interfacing directly with 74LS/74ALS families or mixed-signal boards with TTL-level microcontrollers |
| SN74HC112N | Same 74HC logic family, identical timing and DC specs; manufactured by Texas Instruments | No functional difference; differs only in branding, traceability, and packaging logistics | Choose for multi-source procurement strategy or TI-dominant BOM ecosystems with same design validation |
Compared with 74HC112N,652, the 74HCT112N,652 offers guaranteed TTL input compatibility at the cost of slightly higher ICC, while SN74HC112N delivers identical electrical performance with alternate supply chain assurance - both require no schematic or layout change.
Availability
74HC112N,652 is available at Aetrix Electronics and suitable for industrial control logic, digital counter circuits, and legacy TTL system upgrades requiring stable component supply across long-lifecycle production programs.
Supply support for 74HC112N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The 74HC112N,652 belongs to the legacy 74HC logic family designed for low-power, high-noise-immunity digital signal routing and state retention in industrial and instrumentation systems.
FAQ
What is the maximum clock frequency supported by the 74HC112N,652?
The 74HC112N,652 supports a maximum clock frequency of 66 MHz at VCC = 5 V and Tamb = 25 °C with CL = 15 pF. At extended temperature ranges (−40 °C to +125 °C), the guaranteed fmax drops to 4.8 MHz (VCC = 2.0 V) and 24 MHz (VCC = 6.0 V), as specified in the AC characteristics table. These values define the upper limit for reliable toggle-mode operation in synchronous designs using the 74HC112N,652.
Does the 74HC112N,652 support asynchronous reset and set functions?
Yes, the 74HC112N,652 features fully asynchronous active-low set (nSD) and reset (nRD) inputs. When either nSD or nRD is pulled LOW, the corresponding flip-flop output (nQ/nQ) is forced to a defined state - HIGH for nSD, LOW for nRD - independently of clock or J/K inputs. This behavior is guaranteed per the function table and applies across the full operating voltage and temperature range of the 74HC112N,652.
What package type is used for the 74HC112N,652?
The 74HC112N,652 uses the DIP16 plastic dual in-line package (SOT38-1), with 16 leads, 300-mil body width, and 2.54 mm lead pitch. This through-hole package is compatible with standard 0.1-inch grid prototyping boards and wave-soldering processes, and its dimensions are fully documented in Philips/NXP package outline SOT38-1.
How does the 74HC112N,652 differ from the 74HCT112N,652?
The 74HC112N,652 uses CMOS-compatible input thresholds (VIH = 0.7 × VCC), while the 74HCT112N,652 uses TTL-compatible thresholds (VIH ≈ 2.0 V fixed). All other AC/DC parameters - propagation delay, fmax, output drive, and pinout - are identical. Thus, the 74HC112N,652 is optimal for pure CMOS systems, whereas the 74HCT112N,652 ensures robust interfacing with legacy 5 V TTL logic without level shifters.
Is the 74HC112N,652 suitable for use in automotive applications?
The 74HC112N,652 is not AEC-Q100 qualified and is not recommended for automotive safety-critical systems. Its specified operating temperature range (−40 °C to +125 °C) meets industrial requirements but lacks automotive-specific reliability testing, qualification documentation, and PPAP support. For automotive use, engineers should select AEC-Q100–qualified equivalents such as the 74HC112PW,653 in TSSOP16 or consult NXP's automotive-grade logic portfolio instead of the 74HC112N,652.
74HC112N,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 71 MHz
- Max Propagation Delay @ V, Max CL:
- 30ns @ 6V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
74HC112N,652 FAQ
1.How can I place an order for 74HC112N,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC112N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC112N,652 reliable?
The price and inventory of 74HC112N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC112N,652 is usually 5 days.
3.What payment methods are accepted for 74HC112N,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC112N,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC112N,652?
74HC112N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC112N,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC112N,652?
For technical support, including 74HC112N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC112N,652 requirements.
6.How does Aetrix verify that 74HC112N,652 is sourced from the original manufacturer or authorized distributors?
All 74HC112N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC112N,652 meets industry standards.
7.What is the process for return or replacement of 74HC112N,652?
All 74HC112N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC112N,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC112N,652 part is unused and in its original packaging.
Return procedure for 74HC112N,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC112N,652 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
