Nexperia USA Inc. 74HC123D,652
- Part No.:
- 74HC123D,652
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC123D,652.pdf
- Description:
- IC MULTIVIBRATOR 65NS 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,980
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC123D,652 from Nexperia is a dual retriggerable monostable multivibrator in SO16 package, providing programmable pulse width via external REXT/CEXT, edge-triggered inputs (nA/nB), direct reset (nRD), and complementary outputs (nQ/nQ). It operates from 2.0 V to 6.0 V, supports -40 °C to +125 °C, and enables precise timing control in digital logic interfaces and debounce circuits.
For engineers reviewing the 74HC123D,652 datasheet, 74HC123D,652 pinout, 74HC123D,652 application, or 74HC123D,652 equivalent, this device serves as a flexible, low-power timing element where adjustable pulse extension, Schmitt-trigger input tolerance, and TTL/CMOS-compatible variants (74HCT123D) are critical selection criteria.
Technical Context
The 74HC123D implements two independent monostable circuits, each with separate negative-edge (nA) and positive-edge (nB) trigger inputs, active-low reset (nRD), and complementary outputs (nQ/nQ). Pulse width is externally set by REXT and CEXT on pins 15/14 (Channel 1) and 7/6 (Channel 2), supporting typical widths from 75 ns to >450 μs.
Schmitt-trigger action on nA/nB inputs ensures robust operation with slow-rising signals; clamp diodes allow overvoltage-tolerant interfacing via current-limiting resistors. The reset path provides sub-77 ns propagation delay (VCC = 4.5 V), enabling deterministic pulse termination independent of timing capacitor discharge state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.0 V to 6.0 V - Enables direct interface with 3.3 V and 5 V logic families without level translation. |
| Operating Temperature | -40 °C to +125 °C - Qualified for automotive under-hood and industrial control environments. |
| Pulse Width Range | 75 ns to >450 μs - Programmable via REXT (2–1000 kΩ) and CEXT (0 pF to >100 nF), supporting both nanosecond delays and millisecond timing. |
| Propagation Delay (nRD → nQ) | 24 ns (typ.) at VCC = 6.0 V - Ensures fast, deterministic reset response for real-time pulse abort. |
| Input Thresholds | VIL = 1.8 V, VIH = 4.2 V at VCC = 6.0 V - CMOS-level compatibility with rail-to-rail input swing tolerance. |
| Output Drive | ±5.2 mA (VCC = 6.0 V) - Sufficient to directly drive multiple 74HC inputs or small capacitive loads (<50 pF). |
| Power Dissipation | 8.0 μA ICC (typ.) at VCC = 6.0 V - Ultra-low quiescent current ideal for battery-backed or energy-sensitive systems. |
Pinout & Package
74HC123D,652 is housed in a plastic small outline package (SO16, SOT109-1), 16-pin, 3.9 mm body width, with gull-wing leads and standard JEDEC MS-012 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Negative-edge trigger input (Channel 1) | Starts or extends Channel 1 output pulse on HIGH-to-LOW transition; Schmitt-triggered for noise immunity. |
| 1B | Positive-edge trigger input (Channel 1) | Starts or extends Channel 1 output pulse on LOW-to-HIGH transition; Schmitt-triggered. |
| 1RD | Direct reset input (Channel 1) | Terminates Channel 1 output pulse immediately on LOW-going edge; also accepts positive-edge reset. |
| 1Q | Active-HIGH output (Channel 1) | Complementary to 1Q; drives HIGH during monostable pulse period; fan-out ≥10 74HC loads. |
| 1Q | Active-LOW output (Channel 1) | Inverted output of Channel 1; used for enable/disable logic or active-low system signaling. |
| 1CEXT | External capacitor connection (Channel 1) | Connects timing capacitor (CEXT) to ground; must be externally grounded per Fig. 11 to minimize noise. |
| 1REXT/CEXT | Resistor/capacitor timing node (Channel 1) | Connects external resistor (REXT) between VCC and this pin; sets base pulse width with 1CEXT. |
| GND | Ground reference (Pin 8) | Primary return path for all internal logic and timing currents; decoupling capacitor must be placed adjacent. |
| VCC | Supply voltage (Pin 16) | Accepts 2.0–6.0 V; requires local 100 nF ceramic decoupling between Pins 8 and 16. |
| 2A, 2B, 2RD, 2Q, 2Q, 2CEXT, 2REXT/CEXT | Identical functions for Channel 2 | Dual independent channels share no internal coupling; fully asynchronous operation supported. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable architecture | Enables indefinite pulse extension via successive nA/nB triggers - supports 100 % duty cycle generation without external logic. |
| Schmitt-trigger inputs (nA/nB) | Input hysteresis >0.5 V at VCC = 5 V - eliminates chatter from slow or noisy switch/encoder signals. |
| Clamp diode protection | Allows safe interface to voltages up to VCC + 0.5 V using series current-limiting resistors - simplifies mixed-voltage board design. |
| Reset-terminate capability | nRD asserts within 24 ns (VCC = 6.0 V) - guarantees sub-30 ns pulse abortion for safety-critical timing windows. |
| Wide temperature range | Specified from -40 °C to +125 °C - validated for automotive engine control units and industrial PLC I/O modules. |
Applications
| Switch Debouncing | Serial Data Timing |
|---|---|
|
Use Scenario: Mechanical pushbutton or rotary encoder connected to microcontroller GPIO with contact bounce. IC Role / Device Role / Timing Role: Monostable channel filters bounce by generating clean, fixed-duration pulses per valid press/rotation edge. Use Value: Eliminates software debouncing overhead; supports <10 ms bounce suppression with REXT/CEXT tuning. |
Use Scenario: UART or SPI bus requiring precise inter-character or frame gap timing. IC Role / Device Role / Timing Role: Generates programmable idle periods between data bursts using retriggerable mode and external clock sync. Use Value: Ensures reliable bus arbitration and receiver readiness without CPU intervention or timer resource usage. |
| Pulse Width Modulation Control | System Power Sequencing |
|
Use Scenario: Analog dimming or motor speed control using digital PWM with variable duty cycle. IC Role / Device Role / Timing Role: Retriggerable monostable converts fixed-frequency clock into adjustable-width pulses via modulated trigger rate. Use Value: Achieves 0–100 % duty factor with single external R/C pair - replaces multi-stage counter/PWM ICs. |
Use Scenario: Multi-rail power supply (e.g., 12 V, 5 V, 3.3 V) requiring staggered turn-on/turn-off sequencing. IC Role / Device Role / Timing Role: Cascaded channels generate precise delay intervals between enable signals for DC/DC converters or LDOs. Use Value: Guarantees safe voltage ramp order (e.g., 12 V before 5 V) with ±15 ns timing accuracy across temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT123D,653 | TTL-compatible inputs (VIH = 2.0 V, VIL = 0.8 V at VCC = 5 V); identical timing, reset, and package. | Required when interfacing legacy 5 V TTL logic (e.g., 74LS series) without level shifters. | Select when driving from 5 V TTL sources; otherwise 74HC123D offers wider VCC range and lower static current. |
| SN74LV123AD | Lower VCC range (2.0–5.5 V); higher drive strength (±12 mA); faster tpd (15 ns typ. at 5 V). | Better suited for high-speed 3.3 V systems with heavy capacitive loads (>100 pF). | Prefer for 3.3 V-only designs demanding faster edges or stronger fan-out; not rated for 6 V or -40 °C to +125 °C. |
Compared with 74HCT123D,653, the 74HC123D,652 offers broader supply flexibility and lower ICC, while SN74LV123AD trades extended temperature and voltage range for higher speed and drive - making the 74HC123D optimal for general-purpose industrial timing where robustness and compatibility outweigh raw speed.
Availability
74HC123D,652 is available at Aetrix Electronics and suitable for switch debouncing, serial bus timing, PWM generation, and power sequencing requiring stable component supply across automotive, industrial control, and embedded instrumentation applications.
Supply support for 74HC123D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable logic, analog, and discrete components optimized for efficiency and miniaturization.
The 74HC123D belongs to Nexperia's industry-standard 74HC logic family, designed for robust, low-power digital timing and signal conditioning in harsh environments and long-lifecycle products.
FAQ
What is the minimum external timing capacitor value for stable operation?
The datasheet specifies grounding pins 6 (2CEXT) and 14 (1CEXT) externally to GND for minimum noise. While CEXT can be 0 pF, stable pulse width control requires ≥10 pF due to inherent pin capacitance (~7 pF). For reliable retriggering below 100 ns, use CEXT ≥ 22 pF with REXT ≤ 5 kΩ.
Can both monostable channels operate independently without crosstalk?
Yes - the 74HC123D integrates two fully isolated monostable circuits sharing only VCC and GND. No internal signal coupling exists between channels; propagation delays, pulse widths, and retrigger behavior are independent. Layout best practice is to route timing components (REXT/CEXT) separately with dedicated ground returns.
How does the reset input (nRD) interact with an ongoing retriggered pulse?
nRD terminates the output pulse immediately upon detection of a LOW-going edge, regardless of whether the pulse was initiated or extended by prior nA/nB triggers. The monostable enters reset state and remains there until the next valid trigger; no race condition or metastability occurs, as confirmed by the function table and Fig. 9 waveform.
Is the 74HC123D,652 compatible with 3.3 V microcontroller GPIOs?
Yes - at VCC = 3.3 V, VIH = 2.31 V (70 % of VCC) and VIL = 0.99 V (30 % of VCC), matching standard 3.3 V CMOS logic thresholds. Output VOH = 3.15 V (min) and VOL = 0.26 V (max) at IO = 4 mA ensure reliable interfacing with 3.3 V receivers without level shifting.
74HC123D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 65 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74HC123D,652 FAQ
1.How can I place an order for 74HC123D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC123D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC123D,652 reliable?
The price and inventory of 74HC123D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC123D,652 is usually 5 days.
3.What payment methods are accepted for 74HC123D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC123D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC123D,652?
74HC123D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC123D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC123D,652?
For technical support, including 74HC123D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC123D,652 requirements.
6.How does Aetrix verify that 74HC123D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC123D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC123D,652 meets industry standards.
7.What is the process for return or replacement of 74HC123D,652?
All 74HC123D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC123D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC123D,652 part is unused and in its original packaging.
Return procedure for 74HC123D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC123D,652 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

