Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Toshiba Semiconductor and Storage 74HC125D

Name: 74HC125D
Brand: Toshiba Semiconductor and Storage
SKU: 74HC125D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HC125D

Manufacturer:: Toshiba Semiconductor and Storage

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: 74HC125D.pdf

Description:: IC BUFFER NON-INVERT 6V 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:22,213

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HC125D from Toshiba is a high-speed CMOS quad bus buffer with non-inverted 3-state outputs, designed for bidirectional data bus isolation and signal routing in digital systems. It features 10 ns typical propagation delay at 6.0 V, operates across 2.0–6.0 V supply, and uses active-high 3-state control (G input) to enable/disable output drivers - deployed in microcontroller peripheral interfacing and memory address/data bus management.

For engineers reviewing the 74HC125D datasheet, 74HC125D pinout, 74HC125D application, or 74HC125D equivalent, this page delivers verified functional identity, SOIC14 package mapping, truth-table-confirmed 3-state behavior, temperature-rated DC/AC specs (–40°C to +125°C), and direct alternatives with documented control logic differences.

Technical Context

The 74HC125D implements four independent non-inverting buffer channels, each with an active-high 3-state enable (G) controlling output impedance. Its C2MOS silicon gate process enables LSTTL-compatible speed while maintaining CMOS-level quiescent current (≤4.0 µA at 25°C).

All inputs include ESD protection diodes; outputs drive ±7.8 mA at 6.0 V with balanced tPLH/tPHL delays. The device supports rail-to-rail input voltage (0–VCC) and operates reliably over industrial temperature range (–40°C to +125°C) with defined derating above +85°C.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad non-inverting bus buffer with active-high 3-state control per channel
Propagation Delay	10 ns typical at VCC = 6.0 V - enables reliable timing in 10 MHz+ synchronous bus systems
Supply Voltage Range	2.0–6.0 V - interoperable with 3.3 V and 5 V logic families without level shifters
Output Drive	±7.8 mA at VCC = 6.0 V - sufficient to drive 15 pF loads with <15 ns transition time across temperature
Quiescent Current	4.0 µA max at Ta = 25°C - supports ultra-low-power standby modes in battery-backed systems
Operating Temperature	–40°C to +125°C - qualified for under-hood automotive and industrial control environments
Input Leakage	±0.1 µA max - ensures stable logic levels with high-impedance pull-ups/pull-downs

Pinout & Package

74HC125D is housed in a 14-pin Small Outline Integrated Circuit (SOIC14) package, 8.65 mm × 3.9 mm body size, 1.27 mm pitch, with gull-wing leads and 0.13 g typical weight.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	Buffer Input (A1–A4)	CMOS-compatible digital input accepting 0–VCC voltage; internally protected against ±20 mA transient current
2, 5, 11, 14	Buffer Output (Y1–Y4)	3-state CMOS output capable of sourcing/sinking ±7.8 mA; high-impedance when corresponding G is low
3, 6, 8, 12	Enable Input (G1–G4)	Active-high 3-state control: high = output enabled (non-inverting pass-through); low = output high-Z
7	GND	Ground reference for all internal circuitry and I/O; must be connected before VCC during power-up
14	VCC	Positive supply rail (2.0–6.0 V); decoupling capacitor (100 nF) recommended within 10 mm of pin

Key Features

Feature	Design Value
High-speed operation	10 ns typical propagation delay at 6.0 V - meets timing budgets for 10 MHz system clocks with margin
Low static power	4.0 µA max ICC at 25°C - reduces thermal load and extends battery life in always-on monitoring nodes
Rail-to-rail input compatibility	VIH min = 1.5 V @ 2.0 V VCC; VIL max = 0.5 V - ensures robust noise immunity across full supply range
Balanced delay symmetry	tPLH ≈ tPHL - eliminates duty-cycle distortion in clock distribution or data strobe paths
Industrial temperature support	Specified performance from –40°C to +125°C - validated for use in motor control enclosures and outdoor IoT gateways

Applications

Microcontroller Bus Isolation	Memory Address/Data Multiplexing
Use Scenario: Isolating GPIO expansion ports between two microcontrollers sharing a common data bus. IC Role / Device Role / Timing Role: Quad buffer provides independent 3-state control per line to prevent bus contention during handshaking. Use Value: Enables deterministic arbitration using active-high enables synchronized to clock edges, eliminating metastability risk.	Use Scenario: Separating address and data signals on a shared 8-bit bus in an 8051-based embedded system. IC Role / Device Role / Timing Role: Buffers route address latches to memory while disabling data lines during write cycles. Use Value: Prevents address corruption by ensuring high-Z state during data phase - critical for reliable SRAM access.
Peripheral Interface Level Translation	Digital Test Equipment Signal Gating
Use Scenario: Interfacing a 3.3 V FPGA I/O bank to legacy 5 V peripherals via shared control bus. IC Role / Device Role / Timing Role: Acts as unidirectional voltage-tolerant buffer with 2.0–6.0 V VCC flexibility. Use Value: Eliminates need for discrete level shifters while maintaining 10 ns timing integrity across mixed-voltage domains.	Use Scenario: Enabling/disabling test signal injection into DUT inputs during automated functional testing. IC Role / Device Role / Timing Role: Four independent gates allow synchronized activation of stimulus patterns across multiple pins. Use Value: Achieves sub-15 ns enable/disable transitions - essential for glitch-free test vector sequencing at 50 MHz.

Microcontroller Bus Isolation

Memory Address/Data Multiplexing

Use Scenario: Isolating GPIO expansion ports between two microcontrollers sharing a common data bus.

IC Role / Device Role / Timing Role: Quad buffer provides independent 3-state control per line to prevent bus contention during handshaking.

Use Value: Enables deterministic arbitration using active-high enables synchronized to clock edges, eliminating metastability risk.

Use Scenario: Separating address and data signals on a shared 8-bit bus in an 8051-based embedded system.

IC Role / Device Role / Timing Role: Buffers route address latches to memory while disabling data lines during write cycles.

Use Value: Prevents address corruption by ensuring high-Z state during data phase - critical for reliable SRAM access.

Peripheral Interface Level Translation

Digital Test Equipment Signal Gating

Use Scenario: Interfacing a 3.3 V FPGA I/O bank to legacy 5 V peripherals via shared control bus.

IC Role / Device Role / Timing Role: Acts as unidirectional voltage-tolerant buffer with 2.0–6.0 V VCC flexibility.

Use Value: Eliminates need for discrete level shifters while maintaining 10 ns timing integrity across mixed-voltage domains.

Use Scenario: Enabling/disabling test signal injection into DUT inputs during automated functional testing.

IC Role / Device Role / Timing Role: Four independent gates allow synchronized activation of stimulus patterns across multiple pins.

Use Value: Achieves sub-15 ns enable/disable transitions - essential for glitch-free test vector sequencing at 50 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HC126D	Identical pinout and function but uses active-low 3-state control (G low = output enabled)	Requires inverted enable logic; unsuitable where existing firmware drives active-high enables	Select 74HC126D only if system control signals are active-low or inverters are already present in path
SN74HC125N	Same logic function and SOIC14 package; TI-specified tPLH/tPHL ≤ 23 ns @ 6 V (vs. Toshiba's 10 ns typ.)	Slightly higher propagation delay may impact timing-critical 20+ MHz bus designs	Choose SN74HC125N when second-source assurance is required and 23 ns worst-case delay fits design margin

Compared with 74HC125D, the 74HC126D requires board-level logic inversion to retain identical system behavior, while the SN74HC125N trades 13 ns slower typical delay for broader distributor availability - both remain functionally substitutable but demand validation of enable polarity and timing closure.

Availability

74HC125D is available at Aetrix Electronics and suitable for microcontroller bus isolation, memory address/data multiplexing, peripheral interface level translation, and digital test equipment signal gating requiring stable component supply across industrial temperature ranges and long production lifecycles.

Supply support for 74HC125D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components for industrial, automotive, and consumer applications, with emphasis on energy efficiency and system integration.

The 74HC125D belongs to Toshiba's HC-series CMOS logic family, engineered specifically for low-power, high-speed digital interfacing in space-constrained embedded systems operating across extended temperature ranges.

FAQ

What is the 3-state control logic polarity of the 74HC125D?

The 74HC125D uses active-high 3-state control: when the G input is logic high, the corresponding Y output follows the A input; when G is low, Y enters high-impedance state. This differs from the 74HC126D, which uses active-low control. Confirming correct enable polarity is essential before PCB layout - miswiring G will result in permanently disabled or shorted outputs.

Does the 74HC125D support 3.3 V operation?

Yes, the 74HC125D operates across 2.0–6.0 V, including standard 3.3 V supply rails. At VCC = 3.3 V, VIH is guaranteed ≥2.31 V and VIL ≤0.99 V, providing >0.5 V noise margin. Output VOH reaches ≥3.15 V at IOL = 6 mA, ensuring reliable interfacing with other 3.3 V CMOS devices without level shifting.

What is the maximum operating temperature specification for the 74HC125D?

The 74HC125D is fully specified from –40°C to +125°C ambient temperature. Electrical characteristics including propagation delay, output drive, and leakage current are guaranteed across this range. Derating applies above +85°C: power dissipation decreases linearly by 8 mW/°C to maintain junction temperature limits.

Can unused inputs on the 74HC125D be left floating?

No - unused inputs on the 74HC125D must be tied to either VCC or GND. Floating CMOS inputs cause increased supply current, potential oscillation, and susceptibility to ESD-induced latch-up. For unused buffers, connect A and G to GND to ensure outputs remain in high-Z state and minimize dynamic power consumption.

Is the 74HC125D pin-compatible with other manufacturers' HC125 variants?

Yes, the 74HC125D adheres to JEDEC MS-012 SOIC14 mechanical dimensions and standard 74HC logic pinout. Pin assignments match industry-standard 74HC125 devices from NXP, ON Semiconductor, and TI. However, verify AC timing (e.g., tPZL, tPLZ) and DC parameters (VOH/VOL at target VCC/load) against your specific design requirements before cross-manufacturer substitution.

74HC125D Specifications

Product attributes: Attribute value

Manufacturer:: Toshiba Semiconductor and Storage

Series:: 74HC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 7.8mA, 7.8mA

Voltage - Supply:: 2V ~ 6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

74HC125D FAQ

1.How can I place an order for 74HC125D through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HC125D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HC125D reliable?

The price and inventory of 74HC125D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC125D is usually 5 days.

3.What payment methods are accepted for 74HC125D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC125D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HC125D?

74HC125D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HC125D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HC125D?

For technical support, including 74HC125D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC125D requirements.

6.How does Aetrix verify that 74HC125D is sourced from the original manufacturer or authorized distributors?

All 74HC125D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC125D meets industry standards.

7.What is the process for return or replacement of 74HC125D?

All 74HC125D units undergo pre-shipment inspection (PSI). If there is an issue with 74HC125D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HC125D part is unused and in its original packaging.

Return procedure for 74HC125D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…