Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74HC125N,652

Name: 74HC125N,652
Brand: NXP Semiconductors
SKU: 74HC125N,652
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HC125N,652

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: 74HC125N,652.pdf

Description:: IC BUFFER NON-INVERT 6V 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,441

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HC125N,652 from NXP Semiconductors is a quad 3-state buffer/line driver in a 14-lead DIP package, operating from 2.0 V to 6.0 V with CMOS input levels and ±35 mA output drive capability. It features independent active-low output enable inputs (1OE–4OE), high-impedance OFF-state outputs, and input clamp diodes enabling safe interfacing to voltages exceeding VCC. It is used in bus buffering, data routing, and level translation in industrial control logic systems.

For engineers reviewing the 74HC125N,652 datasheet, 74HC125N,652 pinout, 74HC125N,652 application, or 74HC125N,652 equivalent, this page delivers verified electrical parameters, thermal range compliance (−40 °C to +125 °C), static/dynamic timing specs, real-world use cases, and two validated alternative parts - all confirmed against NXP's Rev. 5 (2015) product data sheet.

Technical Context

The 74HC125N,652 implements four independent non-inverting buffers, each with an active-low 3-state output enable. Its CMOS input structure provides high noise immunity and low static current, while its push-pull output stage supports rail-to-rail switching and bidirectional bus isolation.

Each buffer operates with propagation delay as low as 9 ns at VCC = 6.0 V and CL = 50 pF, enable/disable times under 12 ns, and transition times down to 4 ns. Input clamp diodes allow external current-limiting resistors for overvoltage-tolerant interfacing without damage.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - Supports wide-input logic systems including 3.3 V and 5 V domains.
Output Drive Capability	±35 mA - Sufficient to drive multiple TTL loads or moderate capacitive buses directly.
Propagation Delay (VCC = 6.0 V)	9 ns (typ), 26 ns (max) - Enables reliable operation in high-speed digital control paths up to ~30 MHz.
Operating Temperature	−40 °C to +125 °C - Qualified for extended industrial and under-hood applications.
Input Clamp Diodes	Present - Allows safe interface to signals up to VCC + 0.5 V using external current-limiting resistors.
ESD Protection	HBM > 2000 V, MM > 200 V - Meets JEDEC 7A for robust handling in manufacturing and field environments.
Power Dissipation Capacitance	22 pF - Used to calculate dynamic power: PD = CPD × VCC² × fi × N + Σ(CL × VCC² × fo).

Pinout & Package

74HC125N,652 uses the plastic dual in-line package (DIP14), also designated SOT27-1, with 300-mil lead spacing and through-hole mounting compatibility.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-low output enable inputs - Each controls one buffer's 3-state output independently.
2, 5, 9, 12	1A, 2A, 3A, 4A	Data inputs - Non-inverting logic inputs for corresponding buffers.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Data outputs - Buffered, 3-state outputs; high-impedance when OE is HIGH.
7	GND	Ground reference - Return path for all internal logic and output currents.
14	VCC	Positive supply - Powers all four buffers; must be decoupled locally per best practice.

Key Features

Feature	Design Value
Quad independent 3-state buffers	Enables selective bus isolation across four parallel data lines without contention.
CMOS input levels	VIH = 3.15 V (min at VCC = 4.5 V), VIL = 1.35 V (max) - Ensures clean logic thresholds in mixed-voltage systems.
High-impedance OFF-state leakage	IOZ ≤ ±10 µA (max at −40 °C to +125 °C) - Minimizes bus leakage during tri-state hold.
Low static supply current	ICC ≤ 160 µA (max at −40 °C to +125 °C, VCC = 6.0 V) - Supports low-power standby modes.
Input capacitance	CI = 3.5 pF (typ) - Reduces loading on driving sources and improves signal integrity at high frequencies.

Applications

Industrial Bus Buffering	Microcontroller I/O Expansion
Use Scenario: Isolating and driving shared address/data buses between PLC modules operating at different voltage levels or timing domains. IC Role / Device Role / Timing Role: Quad buffer providing direction-controlled, contention-free bus access with fast enable/disable timing (≤12 ns). Use Value: Prevents bus conflicts during hot-swap or multi-master arbitration while maintaining signal integrity up to 30 MHz.	Use Scenario: Expanding GPIO count of an MCU by connecting peripheral devices (ADCs, DACs, sensors) to a multiplexed parallel interface. IC Role / Device Role / Timing Role: Level-shifting and fan-out buffer that isolates MCU pins from peripheral load capacitance and current demands. Use Value: Enables reliable read/write cycles with <26 ns propagation delay and ±35 mA drive, eliminating need for discrete transistor arrays.
Digital Logic Signal Routing	Legacy System Interface Adapter
Use Scenario: Routing control signals (e.g., chip select, reset, interrupt) across PCB sections with varying ground potentials or noise susceptibility. IC Role / Device Role / Timing Role: Non-inverting buffer with independent OE control, allowing precise timing-gated signal delivery. Use Value: Delivers sub-30 ns delay consistency and <0.4 V VOL at 6 mA, ensuring clean logic transitions in noisy industrial environments.	Use Scenario: Interfacing modern microcontrollers to legacy parallel peripherals (e.g., EPROMs, LCD controllers) requiring TTL-compatible drive but supplied from 3.3 V rails. IC Role / Device Role / Timing Role: Voltage-tolerant buffer leveraging input clamp diodes and CMOS input thresholds to bridge 3.3 V logic to 5 V peripherals. Use Value: Eliminates external level shifters by safely accepting 5 V inputs via current-limited resistors while sourcing/sinking full TTL loads.

Industrial Bus Buffering

Microcontroller I/O Expansion

Use Scenario: Isolating and driving shared address/data buses between PLC modules operating at different voltage levels or timing domains.

IC Role / Device Role / Timing Role: Quad buffer providing direction-controlled, contention-free bus access with fast enable/disable timing (≤12 ns).

Use Value: Prevents bus conflicts during hot-swap or multi-master arbitration while maintaining signal integrity up to 30 MHz.

Use Scenario: Expanding GPIO count of an MCU by connecting peripheral devices (ADCs, DACs, sensors) to a multiplexed parallel interface.

IC Role / Device Role / Timing Role: Level-shifting and fan-out buffer that isolates MCU pins from peripheral load capacitance and current demands.

Use Value: Enables reliable read/write cycles with <26 ns propagation delay and ±35 mA drive, eliminating need for discrete transistor arrays.

Digital Logic Signal Routing

Legacy System Interface Adapter

Use Scenario: Routing control signals (e.g., chip select, reset, interrupt) across PCB sections with varying ground potentials or noise susceptibility.

IC Role / Device Role / Timing Role: Non-inverting buffer with independent OE control, allowing precise timing-gated signal delivery.

Use Value: Delivers sub-30 ns delay consistency and <0.4 V VOL at 6 mA, ensuring clean logic transitions in noisy industrial environments.

Use Scenario: Interfacing modern microcontrollers to legacy parallel peripherals (e.g., EPROMs, LCD controllers) requiring TTL-compatible drive but supplied from 3.3 V rails.

IC Role / Device Role / Timing Role: Voltage-tolerant buffer leveraging input clamp diodes and CMOS input thresholds to bridge 3.3 V logic to 5 V peripherals.

Use Value: Eliminates external level shifters by safely accepting 5 V inputs via current-limited resistors while sourcing/sinking full TTL loads.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HC125D,652	SO14 surface-mount package (SOT108-1); identical electrical specs and pinout.	Required for automated SMT assembly; same thermal derating (8 mW/K above 70 °C).	Select when board space or reflow compatibility is prioritized over through-hole serviceability.
SN74HC125N	Same DIP14 package and function; TI variant with identical VCC range, timing, and drive strength.	Validated in TI reference designs for motor control I/O expansion; minor differences in ICC max (160 µA vs. 70 mA absolute max).	Choose for TI ecosystem alignment or dual-sourcing; verify layout compatibility due to slight package dimension variance (0.005″ lead pitch tolerance).

Compared with 74HC125N,652, the 74HC125D,652 offers identical functionality in a compact SO14 footprint ideal for density-constrained layouts, while SN74HC125N provides second-source assurance with matching performance but distinct packaging tolerances and qualification documentation.

Availability

74HC125N,652 is available at Aetrix Electronics and suitable for industrial bus buffering, microcontroller I/O expansion, and legacy system interface adapter applications requiring stable component supply across extended temperature ranges.

Supply support for 74HC125N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.

The 74HC125N,652 belongs to NXP's HC logic family, designed for high-noise-immunity, low-power, pin-compatible replacements of legacy TTL logic in industrial control, instrumentation, and programmable logic systems.

FAQ

What is the maximum supply voltage rating for the 74HC125N,652?

The 74HC125N,652 has an absolute maximum supply voltage (VCC) of +7.0 V, but its recommended operating range is 2.0 V to 6.0 V. Operation above 6.0 V risks exceeding static characteristics limits and may degrade long-term reliability, even if within absolute maximum ratings. Always refer to Table 4 (Limiting Values) and Table 5 (Recommended Operating Conditions) in the NXP Rev. 5 datasheet for 74HC125N,652.

Does the 74HC125N,652 support 3.3 V logic systems?

Yes, the 74HC125N,652 fully supports 3.3 V operation: its recommended VCC range includes 3.3 V, VIH is 2.31 V (min) at VCC = 3.3 V (interpolated from datasheet curves), and it delivers VOH ≥ 3.17 V and VOL ≤ 0.26 V at 6 mA load. The 74HC125N,652 maintains full timing and drive specifications across the 2.0–6.0 V range, making it suitable for mixed-voltage 3.3 V/5 V designs.

How does the input clamp diode protection work in the 74HC125N,652?

The 74HC125N,652 includes internal input clamp diodes to GND and VCC. When an input voltage exceeds VCC + 0.5 V or falls below −0.5 V, the diode conducts, limiting the input voltage excursion. To prevent damage, external current-limiting resistors must be used - for example, a 1 kΩ resistor limits fault current to ≤20 mA when interfacing to a 12 V signal. This feature is explicitly documented in Section 1 and Table 4 of the 74HC125N,652 datasheet.

What is the thermal derating behavior of the 74HC125N,652 in its DIP14 package?

For the 74HC125N,652 in the DIP14 (SOT27-1) package, total power dissipation (Ptot) derates linearly at 12 mW/K above +70 °C. Its maximum rated Ptot is 750 mW at ≤70 °C; at +125 °C ambient, usable Ptot drops to approximately 90 mW. This derating is specified in Note [2] of Table 4 (Limiting Values) and must be applied when calculating worst-case junction temperature in high-temperature industrial deployments of the 74HC125N,652.

Can the 74HC125N,652 replace the 74HCT125N in existing designs?

The 74HC125N,652 is not a direct functional replacement for the 74HCT125N because it uses CMOS input thresholds (VIH ≈ 0.7×VCC), whereas the 74HCT125N uses TTL-compatible inputs (VIH = 2.0 V min). In a 5 V system, the 74HC125N,652 requires ≥3.15 V for a guaranteed HIGH, while the 74HCT125N accepts ≥2.0 V. Substituting 74HC125N,652 may cause logic errors with marginal TTL outputs unless verified with actual waveform measurements on the 74HC125N,652.

74HC125N,652 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74HC

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 7.8mA, 7.8mA

Voltage - Supply:: 2V ~ 6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-DIP

74HC125N,652 FAQ

1.How can I place an order for 74HC125N,652 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HC125N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HC125N,652 reliable?

The price and inventory of 74HC125N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC125N,652 is usually 5 days.

3.What payment methods are accepted for 74HC125N,652?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC125N,652 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HC125N,652?

74HC125N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HC125N,652 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HC125N,652?

For technical support, including 74HC125N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC125N,652 requirements.

6.How does Aetrix verify that 74HC125N,652 is sourced from the original manufacturer or authorized distributors?

All 74HC125N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC125N,652 meets industry standards.

7.What is the process for return or replacement of 74HC125N,652?

All 74HC125N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC125N,652, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HC125N,652 part is unused and in its original packaging.

Return procedure for 74HC125N,652:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…