Toshiba Semiconductor and Storage 74HC126D
- Part No.:
- 74HC126D
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC126D.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14SOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC126D from Toshiba is a quad non-inverting bus buffer with 3-state outputs, designed for bidirectional data bus isolation in digital systems. It features active-low output enable (G̅), operates across 2.0–6.0 V supply, delivers 10 ns typical propagation delay at 6.0 V, and supports industrial temperature range (−40°C to +125°C) - used in microcontroller peripheral interfacing and memory address/data bus control.
For engineers reviewing the 74HC126D datasheet, 74HC126D pinout, 74HC126D application, or 74HC126D equivalent, key selection criteria include its active-low 3-state control logic, SOIC14 package compatibility, CMOS-level input thresholds, low ICC (≤4.0 µA max at 25°C), and guaranteed high-impedance output behavior per truth table.
Technical Context
The 74HC126D implements four independent non-inverting buffers, each with a dedicated active-low 3-state enable input (G̅). When G̅ = L, the output follows the input; when G̅ = H, the output enters high-impedance state - distinct from the 74HC125D's active-high enable. All inputs include ESD protection diodes rated for ±20 mA transient current.
It uses silicon gate C2MOS technology to achieve LSTTL-compatible speed (tpd ≤15 ns over −40°C to +85°C) while maintaining CMOS static power efficiency. Propagation delays are balanced (tPLH ≈ tPHL), and output drive capability is specified at ±7.8 mA at VCC = 6.0 V with VOH ≥ 5.9 V and VOL ≤ 0.18 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad non-inverting buffer with active-low 3-state enable (G̅) |
| Supply Voltage Range | 2.0 V to 6.0 V - enables direct interface with 3.3 V and 5 V logic families |
| Propagation Delay (tpd) | 10 ns typ. at VCC = 6.0 V - ensures timing compatibility with 100 MHz system clocks |
| Output Drive Current | ±7.8 mA at VCC = 6.0 V - sufficient to drive 15-pF loads with <15 ns transition time |
| Quiescent Supply Current | 4.0 µA max at Ta = 25°C - supports ultra-low-power standby modes in battery-backed systems |
| Operating Temperature | −40°C to +125°C - qualified for under-hood automotive and industrial control environments |
| Input Thresholds (VIH/VIL) | VIH = 4.20 V min, VIL = 1.80 V max at VCC = 6.0 V - provides >1.2 V noise margin |
Pinout & Package
74HC126D is housed in a 14-pin Small Outline Integrated Circuit (SOIC14) package, 3.9 mm wide, with 1.27 mm pitch and 0.13 g typical mass. Pin numbering follows standard JEDEC MS-012 outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | Output (Y) | Non-inverting buffered output; enters high-Z when corresponding G̅ = H |
| 2, 5, 11, 14 | Input (A) | Data input for respective buffer channel |
| 3, 6, 9, 12 | Enable (G̅) | Active-low 3-state control - low enables output, high disables (high-Z) |
| 7 | GND | Ground reference for all internal circuitry and I/O |
| 14 | VCC | Positive supply rail (2.0–6.0 V); decoupling capacitor required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Active-low 3-state control | Enables direct connection to open-drain or wired-OR buses without external pull-ups |
| Balanced propagation delays | tPLH ≈ tPHL minimizes duty cycle distortion in clock distribution paths |
| Wide voltage operation (2.0–6.0 V) | Eliminates level-shifting requirements between 3.3 V MCU and 5 V peripherals |
| ESD-protected inputs | Withstands ±20 mA transient current - reduces need for external TVS on board-level I/O |
| Low ICC at 25°C | ≤4.0 µA quiescent current enables use in always-on monitoring circuits |
Applications
| Microcontroller Bus Isolation | Memory Address/Data Multiplexing |
|---|---|
|
Use Scenario: Isolating GPIO expansion ports on an ARM Cortex-M4 MCU from shared I²C/SPI peripheral bus lines. IC Role / Device Role / Timing Role: Bidirectional buffer enabling selective connection of slave devices without contention. Use Value: Prevents signal contention during hot-plug events and allows dynamic reconfiguration of bus topology via software-controlled G̅ pins. |
Use Scenario: Separating multiplexed address/data lines (AD0–AD7) in an 8-bit microprocessor-based embedded controller. IC Role / Device Role / Timing Role: Latched bus transceiver providing clean separation of address setup and data transfer phases. Use Value: Ensures glitch-free address latching by enabling outputs only during valid address windows, reducing timing skew vs. passive resistive networks. |
| Industrial PLC I/O Expansion | Digital Test Equipment Signal Routing |
|
Use Scenario: Adding isolated digital input/output modules to a modular programmable logic controller chassis. IC Role / Device Role / Timing Role: Level-translating buffer isolating field-side 24 V logic from 5 V backplane bus. Use Value: Supports mixed-voltage operation via external resistor dividers on inputs, while maintaining CMOS-compatible thresholds and low leakage (<0.1 µA). |
Use Scenario: Configurable signal path routing inside automated test equipment (ATE) for DUT stimulus/response switching. IC Role / Device Role / Timing Role: Precision-controlled bus switch enabling sub-15 ns path selection with deterministic enable/disable timing. Use Value: Delivers repeatable 12 ns typical output enable time (tPZL) - critical for synchronized pattern generation and measurement capture windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC125D | Identical pinout and function except active-high 3-state enable (G instead of G̅) | Requires inverted enable logic in firmware/hardware; unsuitable where G̅ polarity is fixed by system architecture | Select 74HC125D only if existing design uses active-high enable signals and no logic inversion is feasible |
| SN74LV126A | Lower VCC range (2.0–5.5 V); higher drive (±12 mA); faster tpd (7.5 ns typ. at 5 V) | Better suited for 5 V-only systems needing tighter timing margins; not rated for 6 V operation | Choose SN74LV126A when operating strictly at 5 V and requiring improved speed/power trade-off |
Compared with 74HC125D and SN74LV126A, the 74HC126D uniquely supports 6 V operation and provides active-low enable polarity - making it optimal for legacy 5 V systems with inverted control buses or mixed-voltage designs requiring extended supply headroom.
Availability
74HC126D is available at Aetrix Electronics and suitable for microcontroller bus isolation, memory address/data multiplexing, industrial PLC I/O expansion, and digital test equipment signal routing requiring stable component supply across automotive, industrial, and computing applications.
Supply support for 74HC126D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components for industrial, automotive, and consumer applications, with emphasis on energy efficiency and system integration.
The 74HC126D belongs to Toshiba's HC-series CMOS logic family, engineered for drop-in replacement of legacy TTL devices while delivering lower power, wider voltage range, and enhanced noise immunity in digital interface and bus management applications.
FAQ
What is the key functional difference between 74HC126D and 74HC125D?
The 74HC126D uses an active-low 3-state enable input (G̅), meaning the output goes high-impedance when the enable pin is high. In contrast, the 74HC125D uses an active-high enable (G), so its output enters high-impedance when the enable pin is high. This polarity difference affects control logic design - the 74HC126D is selected when system-level enable signals are naturally active-low, avoiding external inverters. Both share identical pinout, electrical specs, and SOIC14 packaging.
Does 74HC126D support 3.3 V operation?
Yes, the 74HC126D fully supports 3.3 V operation within its specified supply range of 2.0 V to 6.0 V. At VCC = 3.3 V, VIH is guaranteed ≥2.31 V and VIL ≤0.99 V, providing >0.6 V noise margin. Output drive remains functional at ±4 mA, and propagation delay increases to ~15 ns typical - still compatible with most 3.3 V microcontrollers and FPGAs. No level-shifting circuitry is required for interfacing with 3.3 V logic.
What is the maximum output current rating for 74HC126D?
The 74HC126D is rated for ±7.8 mA output current per channel at VCC = 6.0 V, with VOH ≥5.9 V and VOL ≤0.18 V under those conditions. At 5.0 V, the guaranteed drive is ±6 mA. Exceeding these values risks violating VOH/VOL specifications or exceeding absolute maximum ratings (±35 mA per output). For sustained high-current loads, thermal derating applies - junction temperature must remain below 150°C, and total package power dissipation must stay ≤500 mW.
Can 74HC126D be used in automotive applications?
Yes, the 74HC126D is qualified for operation from −40°C to +125°C and meets AEC-Q100 stress test requirements for generic logic devices when sourced through Toshiba's automotive-grade channels. Its wide supply range (2.0–6.0 V), ESD-protected inputs (±20 mA), and low ICC (≤4.0 µA) make it suitable for body control modules, dashboard interfaces, and sensor signal conditioning in passenger vehicles - provided the application avoids safety-critical functions per Toshiba's unintended use restrictions.
How does the 74HC126D handle unused inputs?
Unused inputs on the 74HC126D must be tied to either VCC or GND - floating inputs are prohibited due to CMOS input structure susceptibility to noise-induced oscillation and increased ICC. For unused buffer channels, connect both the input (A) and enable (G̅) pins to GND to ensure the output remains in high-impedance state and prevents unintended current paths. This practice maintains device stability, minimizes power consumption, and avoids false triggering in adjacent channels.
74HC126D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOP
74HC126D FAQ
1.How can I place an order for 74HC126D through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC126D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC126D reliable?
The price and inventory of 74HC126D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC126D is usually 5 days.
3.What payment methods are accepted for 74HC126D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC126D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC126D?
74HC126D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC126D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC126D?
For technical support, including 74HC126D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC126D requirements.
6.How does Aetrix verify that 74HC126D is sourced from the original manufacturer or authorized distributors?
All 74HC126D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC126D meets industry standards.
7.What is the process for return or replacement of 74HC126D?
All 74HC126D units undergo pre-shipment inspection (PSI). If there is an issue with 74HC126D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC126D part is unused and in its original packaging.
Return procedure for 74HC126D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC126D Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

