Nexperia USA Inc. 74HC126D,652
- Part No.:
- 74HC126D,652
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC126D,652.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,725
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC126D,652 from Nexperia is a quad 3-state buffer/line driver in SO14 (SOT108-1) package, operating from 2.0 V to 6.0 V supply, with CMOS-level inputs, ±35 mA output drive, and propagation delay as low as 9 ns at VCC = 6.0 V. It enables bidirectional bus isolation in digital logic systems such as microcontroller peripheral interfaces and memory address/data latching.
For engineers reviewing the 74HC126D,652 datasheet, 74HC126D,652 pinout, 74HC126D,652 application, or 74HC126D,652 equivalent, key selection criteria include 3-state enable timing (ten/tdis ≤ 32 ns), input clamp diode support for overvoltage-tolerant interfacing, and guaranteed operation across -40 °C to +125 °C industrial temperature range.
Technical Context
This device implements four independent non-inverting buffers, each with dedicated active-HIGH output enable (nOE) controlling high-impedance OFF-state. The internal structure includes input clamp diodes enabling current-limiting resistor-based interfacing to voltages exceeding VCC, and CMOS transistor topology ensuring low static power consumption (<160 μA ICC at 6.0 V).
Logic behavior follows standard truth table: when nOE = HIGH, output Y mirrors input A; when nOE = LOW, output enters high-impedance state (Z). Propagation delay (tpd) and transition time (tt) are characterized per channel under defined load (CL = 50 pF) and supply conditions, with worst-case tpd = 30 ns at VCC = 4.5 V and -40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - supports mixed-voltage system interfacing (e.g., 3.3 V MCU to 5 V peripherals) |
| Output Drive Capability | ±35 mA - sufficient to directly drive TTL loads or multiple CMOS inputs without external buffering |
| Propagation Delay (tpd) | 9 ns (typ) at VCC = 6.0 V, CL = 50 pF - enables reliable operation in sub-50 MHz synchronous buses |
| Enable/Disable Time (ten/tdis) | 12 ns (typ) at VCC = 6.0 V - ensures fast bus turnaround in shared-data-path applications |
| Input Clamp Diodes | Integrated - allows safe interface to signals up to VCC + 0.5 V using series current-limiting resistors |
| Operating Temperature | -40 °C to +125 °C - qualified for extended industrial and under-hood automotive auxiliary circuits |
| ESD Protection | HBM >2000 V, CDM >1000 V - reduces need for external transient protection in board-level ESD zones |
Pinout & Package
74HC126D,652 is housed in a plastic small outline package (SO14, SOT108-1) with 14 leads and 3.9 mm body width, optimized for surface-mount assembly and thermal dissipation up to 500 mW at Tamb ≤ 100 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 (1OE–4OE) | Active-HIGH Output Enable | Individually controls high-impedance state on corresponding buffer output; LOW disables output |
| 2, 5, 9, 12 (1A–4A) | Data Input | CMOS-compatible input accepting 0 V to VCC; includes clamp diodes for overvoltage tolerance |
| 3, 6, 8, 11 (1Y–4Y) | Buffered Output | Non-inverting output with 3-state capability; drives loads up to ±35 mA |
| 7 | GND | Reference ground for all I/O and supply terminals; must be low-impedance connection |
| 14 | VCC | Primary supply rail; decoupling capacitor (100 nF) recommended within 5 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 2.0 V to 6.0 V operation enables interoperability across 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| Individual 3-State Control | Four independent OE inputs allow selective bus arbitration per channel - critical for multi-master data routing |
| Input Clamp Diodes | Enables robust interfacing to voltages beyond VCC (e.g., 5 V sensor signal into 3.3 V MCU domain) using simple series resistors |
| High Noise Immunity | Typical noise margin >40% of VCC - suppresses false triggering in electrically noisy industrial environments |
| Latch-Up Immunity | Exceeds 100 mA per JESD78 Class II Level B - prevents destructive latch-up during transient overcurrent events |
Applications
| Microcontroller Bus Expansion | Memory Address Latching |
|---|---|
Use Scenario: Expanding GPIO count of an ARM Cortex-M0+ MCU to drive 16-bit parallel LCD controller. IC Role / Device Role / Timing Role: Quad buffer isolates MCU pins from capacitive bus loading; 3-state outputs prevent contention during display refresh cycles. Use Value: Enables direct 16-bit data transfer without FPGA or CPLD glue logic; tpd < 20 ns ensures setup/hold compliance at 20 MHz pixel clock. |
Use Scenario: Latching 12-bit address lines from an 8051 derivative to static RAM (SRAM) with separate read/write strobes. IC Role / Device Role / Timing Role: Acts as address buffer with OE tied to memory select; holds stable address during WR pulse duration. Use Value: Eliminates address skew between MSB/LSB groups; ±35 mA drive sustains signal integrity across 10 cm PCB traces. |
| Industrial I/O Module Backplane | Digital Test Equipment Signal Routing |
Use Scenario: Isolating field-side digital inputs (24 V PLC sensors) from 3.3 V logic in modular I/O chassis. IC Role / Device Role / Timing Role: Buffer stage after optocoupler output; OE controlled by FPGA to gate valid data windows. Use Value: Clamp diodes tolerate residual transients post-opto; -40 °C to +125 °C rating matches DIN rail enclosure thermal profile. |
Use Scenario: Multiplexing stimulus signals from arbitrary waveform generator (AWG) channels to DUT pins in automated test fixture. IC Role / Device Role / Timing Role: Bidirectional signal path selector; 3-state outputs prevent back-driving during channel switching. Use Value: Sub-15 ns ten/tdis enables <100 ns channel reconfiguration; low CPD (23 pF) minimizes signal distortion at 25 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT126D,653 | TTL-compatible inputs (VIH = 2.0 V min); identical SO14 package and pinout | Better suited for legacy 5 V TTL systems; higher input current draw vs. HC version | Select when interfacing with 74LS/74ALS logic families or where input threshold matching to 5 V rails is required |
| SN74LVC126APWR | 3.3 V only (1.65–3.6 V), lower VOH (2.7 V @ 24 mA), smaller TSSOP14 package | Optimized for modern low-voltage portable electronics; not drop-in for 5 V systems | Choose for space-constrained 3.3 V designs requiring lower dynamic power (CPD = 15 pF) and faster tpd (5.3 ns typ) |
Compared with 74HC126D,652, the 74HCT126D,653 offers TTL input compatibility at the cost of higher static current, while SN74LVC126APWR delivers superior speed and density in 3.3 V domains but lacks 5 V tolerance and industrial temperature support.
Availability
74HC126D,652 is available at Aetrix Electronics and suitable for microcontroller bus expansion, memory address latching, and industrial I/O module backplane applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC126D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions, serving automotive, industrial, and consumer markets with ISO/TS 16949-certified manufacturing.
The 74HC126 belongs to Nexperia's 74HC logic family-designed for general-purpose digital interfacing with wide voltage operation, robust ESD performance, and full industrial temperature qualification.
FAQ
Can 74HC126D,652 drive a 50 pF load at 10 MHz without signal degradation?
Yes. With typical propagation delay of 11 ns at VCC = 4.5 V and CL = 50 pF, and transition time of 5 ns, the device maintains clean edges and meets setup/hold timing for 10 MHz synchronous interfaces. Its ±35 mA output drive ensures adequate slew rate (dV/dt > 0.7 V/ns) to overcome capacitive loading without overshoot.
What is the maximum allowable input voltage if VCC = 3.3 V?
Per Absolute Maximum Ratings, input voltage may reach VCC + 0.5 V = 3.8 V continuously. The integrated clamp diodes allow safe operation up to this level when used with appropriate series current-limiting resistors (e.g., 1 kΩ limits IIK to <5 mA at 5 V input), preventing damage from overvoltage transients.
Is 74HC126D,652 pin-compatible with 74HC125?
No. While both are quad 3-state buffers, 74HC125 uses inverting outputs and different pin mapping: its OE inputs are on pins 3, 6, 8, and 11, whereas 74HC126 places OEs on pins 1, 4, 10, and 13. Swapping them causes functional failure and potential bus contention due to inverted logic polarity.
Does this device support hot-swap insertion into a live 5 V bus?
No. Although it features input clamp diodes and high-impedance outputs, 74HC126D,652 lacks explicit hot-swap protection circuitry (e.g., slew-rate limited I/O, undervoltage lockout). Insertion while powered risks supply rail disturbance, ground bounce, or latch-up if VCC ramps before GND stabilizes - use dedicated hot-swap controllers for such applications.
74HC126D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74HC126D,652 FAQ
1.How can I place an order for 74HC126D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC126D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC126D,652 reliable?
The price and inventory of 74HC126D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC126D,652 is usually 5 days.
3.What payment methods are accepted for 74HC126D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC126D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC126D,652?
74HC126D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC126D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC126D,652?
For technical support, including 74HC126D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC126D,652 requirements.
6.How does Aetrix verify that 74HC126D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC126D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC126D,652 meets industry standards.
7.What is the process for return or replacement of 74HC126D,652?
All 74HC126D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC126D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC126D,652 part is unused and in its original packaging.
Return procedure for 74HC126D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC126D,652 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

