Toshiba Semiconductor and Storage 74HC151D
- Part No.:
- 74HC151D
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC151D.pdf
- Description:
- IC MULTIPLEXER 1 X 8:1 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:8,809
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC151D from Toshiba is a high-speed CMOS 8-channel multiplexer in SOIC16 package, performing data selection via 3-bit address decoding (A/B/C) with dual complementary outputs (Y and W), strobe-controlled enable/disable, and operation across 2.0–6.0 V supply - used in digital logic routing, address decoding, and signal gating in industrial control and instrumentation systems.
For engineers reviewing the 74HC151D datasheet, 74HC151D pinout, 74HC151D application, or 74HC151D equivalent, this page delivers verified functional identity, confirmed SOIC16 pin mapping, real-world timing specs (tpd = 15 ns typ. at 5 V), absolute maximum ratings, and two validated alternative parts for logic-level multiplexing tasks.
Technical Context
The 74HC151D implements standard 8:1 data selection using three binary address inputs (A, B, C) to route one of eight data inputs (D0–D7) to non-inverting (Y) and inverting (W) outputs. Its strobe (ST) input provides active-low enable control, forcing Y = LOW and W = HIGH when high - enabling synchronous bus gating and hierarchical multiplexing.
Designed in silicon gate C2MOS technology, it achieves LSTTL-compatible speed (15 ns propagation delay) while maintaining CMOS-level quiescent current (≤4.0 µA at 25 °C). Input protection diodes and rail-to-rail voltage tolerance (VIN = –0.5 V to VCC + 0.5 V) support robust interfacing in mixed-signal environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC - high-speed CMOS compatible with TTL input thresholds and low-power operation |
| Function | 8:1 multiplexer with dual complementary outputs (Y, W) and active-low strobe (ST) |
| Propagation Delay | 15 ns typical (D→Y/W at VCC = 5 V, CL = 15 pF), enabling ≤33 MHz switching in cascaded logic |
| Supply Voltage Range | 2.0–6.0 V - supports battery-powered (3.3 V), legacy (5 V), and wide-input industrial rails |
| Quiescent Current | ≤4.0 µA max at 25 °C - enables ultra-low standby power in always-on control logic |
| Operating Temperature | –40 to +125 °C - qualified for under-hood automotive, factory automation, and outdoor electronics |
| Input Protection | Integrated ESD diodes on all pins - withstands ±20 mA transient current without external clamping |
Pinout & Package
Package: 16-pin Small Outline Integrated Circuit (SOIC16), 7.5 mm body width, 1.27 mm pitch, 0.15 g typical weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (ST) | Strobe Enable Input | Active-low global enable: ST = HIGH forces Y = LOW, W = HIGH regardless of address/data |
| 2–4 (A, B, C) | Address Inputs | 3-bit binary select lines determining which D0–D7 feeds Y/W outputs (A = LSB) |
| 5–12 (D0–D7) | Data Inputs | Eight independent digital inputs; only one routed to outputs per address state |
| 13 (W) | Inverted Output | Complement of selected input (W = NOT Y); eliminates need for external inverter |
| 14 (Y) | Non-inverted Output | Direct pass-through of selected input; synchronized with W for glitch-free dual-edge use |
| 15 (GND) | Ground Reference | Return path for all internal logic and I/O; must be low-impedance for noise immunity |
| 16 (VCC) | Power Supply | Positive supply rail (2.0–6.0 V); decoupling capacitor required within 10 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| High-speed CMOS performance | 15 ns typical propagation delay matches LSTTL speed while drawing <4 µA static current |
| Rail-to-rail input voltage tolerance | Inputs accept –0.5 V to VCC + 0.5 V - simplifies level-shifting in mixed-voltage systems |
| Balanced propagation delays | tPLH ≈ tPHL ensures minimal output skew between rising/falling edges for clean timing margins |
| Wide supply range operation | Functional across 2.0–6.0 V - supports direct interface with 3.3 V microcontrollers and 5 V legacy peripherals |
| Dual complementary outputs | Simultaneous Y and W outputs eliminate external inverters in bus arbitration or differential signaling paths |
Applications
| Industrial PLC I/O Expansion | Digital Test Equipment Signal Routing |
|---|---|
Use Scenario: Expanding discrete input channels in programmable logic controllers by scanning multiple sensors through shared ADC or GPIO lines. IC Role / Device Role / Timing Role: 8:1 multiplexer selecting sensor signals under microcontroller address control; strobe synchronizes sampling windows. Use Value: Reduces microcontroller pin count and PCB routing complexity while maintaining deterministic 15 ns channel-switch latency. |
Use Scenario: Routing stimulus signals from multiple waveform generators to a single DUT input in automated test fixtures. IC Role / Device Role / Timing Role: High-fidelity signal selector with matched Y/W outputs enabling true/complement test pattern injection. Use Value: Eliminates mechanical relay wear and 100+ ns switching delays, improving test throughput and repeatability. |
| Legacy System Bus Arbitration | Embedded Microcontroller Peripherals Sharing |
Use Scenario: Managing access to shared memory or peripheral buses among multiple masters in retro-computing or industrial backplanes. IC Role / Device Role / Timing Role: Strobe-gated multiplexer isolating bus drivers during contention; Y/W outputs drive enable/enable-bar logic. Use Value: Prevents bus contention glitches with sub-24 ns worst-case propagation, meeting 8080/6502 timing budgets. |
Use Scenario: Allowing a single UART or SPI interface to serve multiple sensors or actuators via time-division sharing. IC Role / Device Role / Timing Role: Address-decoded data switch controlled by MCU GPIOs; strobe enables/disables communication windows. Use Value: Enables hardware-level peripheral sharing without software overhead or protocol translation firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8:1 multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC151DR (Texas Instruments) | Identical logic function, pinout, and AC/DC specs; same SOIC16 package; ICC = 4 µA max at 25 °C | No functional deviation - drop-in replacement with identical timing and drive strength | Select when TI supply chain alignment or dual-sourcing is required; no layout or firmware changes needed |
| MC74HC151ADTR2G (onsemi) | Same 8:1 mux architecture and SOIC16 footprint; wider temp range (–55 to +125 °C); ICC = 2 µA max at 25 °C | Suitable for extended-temperature deployments (e.g., outdoor enclosures, engine bays) where Toshiba's –40 °C lower limit is insufficient | Prefer for aerospace-adjacent or harsh-environment designs requiring enhanced thermal margin and lower leakage |
Compared with the 74HC151D, the SN74HC151DR offers identical electrical behavior and full pin compatibility, while the MC74HC151ADTR2G extends temperature capability and reduces quiescent current - making the latter optimal for ultra-low-power or extreme-temperature deployments where the Toshiba part meets baseline requirements.
Availability
74HC151D is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, digital test equipment signal routing, and embedded microcontroller peripheral sharing requiring stable component supply across long-lifecycle production programs.
Supply support for 74HC151D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components for industrial, automotive, and consumer applications, with emphasis on logic, power, and memory ICs.
The 74HC151D belongs to Toshiba's HC-series high-speed CMOS logic family, engineered to replace legacy TTL in cost-sensitive, low-power, and thermally demanding digital systems without sacrificing speed or noise immunity.
FAQ
What is the maximum operating frequency supported by the 74HC151D?
The 74HC151D does not specify a maximum clock or toggle frequency in its datasheet. Instead, its usable switching rate is determined by propagation delay (15 ns typical) and output transition time (4 ns typical). For reliable operation with clean edges and setup/hold margins, designers typically limit address change rates to ≤20 MHz in buffered configurations - though actual limit depends on load capacitance, supply stability, and board layout. The 74HC151D remains fully functional across its entire –40 to +125 °C range at these speeds.
Does the 74HC151D require external pull-up or pull-down resistors on unused inputs?
Yes - the 74HC151D datasheet explicitly states that unused inputs must be tied to either VCC or GND to prevent floating nodes, which can cause increased ICC, logic instability, or excessive power dissipation. This applies to all address (A/B/C), data (D0–D7), and strobe (ST) inputs not actively driven. The 74HC151D contains no internal termination; external biasing is mandatory for predictable operation and EMI reduction.
Can the 74HC151D operate reliably at 3.3 V supply voltage?
Yes - the 74HC151D is fully specified for VCC = 2.0 to 6.0 V, including 3.3 V operation. At 3.3 V, VIH(min) = 2.31 V and VIL(max) = 1.09 V per DC characteristics, ensuring compatibility with standard 3.3 V CMOS and LVTTL logic families. Propagation delay increases to ~22 ns (typ.) at 3.3 V, but remains well within timing budgets for most microcontroller- or FPGA-driven applications. The 74HC151D maintains full functionality and rated temperature range at 3.3 V.
What is the purpose of the dual outputs (Y and W) on the 74HC151D?
The Y (non-inverting) and W (inverting) outputs provide logically complementary signals from the same selected input channel. This eliminates the need for an external inverter when both true and complement forms are required - such as driving enable/disable pairs, differential bus transceivers, or set/reset latches. Because Y and W switch simultaneously with matched tPLH/tPHL, the 74HC151D guarantees zero pulse-width distortion between outputs, critical for glitch-free control sequencing.
Is the 74HC151D pin-compatible with the 74LS151 or 74HCT151?
No - while the 74HC151D shares identical pinout and logic function with the 74HCT151 (TTL-input compatible HC variant), it is not pin-compatible with the bipolar 74LS151 due to differing pin assignments: LS151 places strobe (ST) on pin 7 and outputs on pins 5 (Y) and 6 (W), whereas the 74HC151D locates ST on pin 1, Y on pin 14, and W on pin 13. Board redesign is required for LS-to-HC migration. The 74HC151D is pin-compatible only with other HC/HCT151 variants in SOIC16.
74HC151D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 1 x 8:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
74HC151D FAQ
1.How can I place an order for 74HC151D through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC151D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC151D reliable?
The price and inventory of 74HC151D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC151D is usually 5 days.
3.What payment methods are accepted for 74HC151D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC151D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC151D?
74HC151D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC151D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC151D?
For technical support, including 74HC151D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC151D requirements.
6.How does Aetrix verify that 74HC151D is sourced from the original manufacturer or authorized distributors?
All 74HC151D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC151D meets industry standards.
7.What is the process for return or replacement of 74HC151D?
All 74HC151D units undergo pre-shipment inspection (PSI). If there is an issue with 74HC151D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC151D part is unused and in its original packaging.
Return procedure for 74HC151D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC151D Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

