My Inquiry
My Account
Nexperia USA Inc. 74HC173PW,118
- Part No.:
- 74HC173PW,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74HC173PW,118.pdf
- Description:
- IC FF D-TYPE SNGL 4BIT 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC173PW,118 from Nexperia is a quad positive-edge-triggered D-type flip-flop with 3-state outputs, dual input enable (E1/E2), dual output enable (OE1/OE2), and asynchronous master reset (MR). It operates from 2.0 V to 6.0 V, delivers 35 ns propagation delay at VCC = 6.0 V, supports -40 °C to +125 °C ambient range, and is housed in a TSSOP16 package. It serves as a synchronous register in digital control logic for industrial PLC I/O modules.
For engineers reviewing the 74HC173PW,118 datasheet, 74HC173PW,118 pinout, 74HC173PW,118 application, or 74HC173PW,118 equivalent, this page provides verified functional behavior, validated pin mapping for TSSOP16, confirmed timing parameters under 50 pF load, and real-world use cases in bus-hold register and address latching circuits - all derived from Nexperia's Rev. 5 (Jan 2024) product data sheet.
Technical Context
This device implements four independent edge-triggered D flip-flops sharing common clock (CP), master reset (MR), and dual enable controls. Its gated input enables (E1/E2 active LOW) allow selective hold mode without affecting clock or data lines, while OE1/OE2 (active LOW) independently place each Qn output into high-impedance state without altering internal register states.
The architecture supports simultaneous parallel loading of four bits on the rising edge of CP when E1 and E2 are LOW and setup/hold time requirements are met. MR overrides all other inputs, forcing Q0–Q3 LOW asynchronously. Input clamp diodes permit safe interfacing with voltages exceeding VCC when used with current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC series - CMOS-level compatible, 2.0–6.0 V supply, low static power consumption |
| Propagation Delay (tpd) | 35 ns max at VCC = 6.0 V, CL = 50 pF - determines maximum clock frequency (24 MHz @ VCC = 4.5 V) |
| Output Drive | ±35 mA DC output current - sufficient to drive standard TTL loads or multiple 74HC inputs |
| Input Voltage Thresholds | VIH = 4.2 V min, VIL = 1.8 V max at VCC = 6.0 V - ensures noise margin >1.2 V in 5 V systems |
| Operating Temperature | -40 °C to +125 °C - qualified for extended industrial environments including motor drives and power converters |
| Power Dissipation | 500 mW max (TSSOP16), derates 8.5 mW/K above 91 °C - defines thermal design margin for PCB layout |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets JEDEC JS-001/JS-002 Class 2/C3 for robust board handling |
Pinout & Package
TSSOP16 plastic thin shrink small outline package (SOT403-1), 16-pin, body width 4.4 mm, 0.65 mm pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (OE1, OE2) | Output enable (active LOW) | Independently disable Q0–Q3 outputs to high-impedance; no effect on internal flip-flop state |
| 3–6 (Q0–Q3) | 3-state registered outputs | Reflect Dn state after CP rising edge when E1/E2 = LOW; tri-stated when OE1/OE2 = HIGH |
| 7 (CP) | Clock input | Positive-edge triggered; sampling occurs on LOW-to-HIGH transition meeting setup/hold timing |
| 8 (GND) | Ground reference | 0 V return path for all internal logic and I/O; must be low-inductance connection |
| 9, 10 (E1, E2) | Data enable (active LOW) | Enable parallel load when both LOW; HIGH on either forces outputs to retain prior state |
| 11–14 (D0–D3) | Data inputs | Synchronously latched into respective flip-flops on CP rising edge if E1/E2 = LOW |
| 15 (MR) | Master reset (active HIGH) | Asynchronous clear: forces Q0–Q3 LOW regardless of CP or data; overrides all other inputs |
| 16 (VCC) | Supply voltage | 2.0–6.0 V operation; decoupling capacitor required within 10 mm of pin for stable switching |
Key Features
| Feature | Design Value |
|---|---|
| Gated input enable (E1/E2) | Enables selective hold mode per register group without clock gating or additional logic |
| Independent 3-state output control (OE1/OE2) | Allows partial bus driving (e.g., Q0/Q1 enabled, Q2/Q3 disabled) for multiplexed data paths |
| Asynchronous master reset (MR) | Guarantees known initial state at power-up or fault recovery, independent of clock domain |
| Clamp diode-equipped inputs | Permits safe interface to 5 V or 3.3 V signals in mixed-voltage systems using series resistors |
| Wide temperature range | Validated operation from -40 °C to +125 °C supports deployment in uncooled industrial enclosures |
Applications
| Industrial PLC I/O Expansion | Digital Audio Sample Buffering |
|---|---|
|
Use Scenario: Latching 4-bit status signals from isolated sensor inputs before serial transmission to controller. IC Role / Device Role / Timing Role: Synchronous register holding sensor state until next SPI frame boundary; CP synchronized to system clock. Use Value: Eliminates metastability risk during level translation between isolated and logic domains via controlled edge-triggered capture. |
Use Scenario: Storing left/right channel mute control bits in audio codec interface circuitry. IC Role / Device Role / Timing Role: Edge-triggered storage element capturing mute commands from microcontroller GPIO pins. Use Value: Enables glitch-free muting by preventing partial updates - all four bits change simultaneously on one clock edge. |
| Motor Control Address Latching | Legacy Bus Hold Register |
|
Use Scenario: Capturing 4-bit address bits for stepper motor driver selection in multi-axis CNC systems. IC Role / Device Role / Timing Role: Address register synchronizing parallel address bus to internal driver clock domain. Use Value: Ensures deterministic address setup time relative to driver enable signal, reducing position error in closed-loop motion. |
Use Scenario: Maintaining stable data bus state during microcontroller wait states in 8-bit embedded systems. IC Role / Device Role / Timing Role: Bidirectional bus latch holding last valid data word while CPU accesses memory. Use Value: Prevents bus contention and signal corruption during slow peripheral access without requiring external bus transceivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT173PW,118 | TTL-compatible inputs (VIH = 2.0 V min), identical pinout and function | Better interoperability with legacy 5 V TTL logic; slightly higher ICC at VCC = 5.5 V | Select when interfacing directly with 74LS or 74F families without level shifters |
| SN74HC173PWR | Same logic function, SOIC-16 package (SOT109-1), wider body (3.9 mm), different thermal profile | Higher board space requirement; better heat dissipation at sustained 35 mA loads | Select when TSSOP handling is impractical or thermal margin exceeds 8.5 mW/K derating limit |
Compared with 74HC173PW,118, the 74HCT173PW,118 offers guaranteed TTL input compatibility at the cost of reduced noise immunity, while SN74HC173PWR trades compactness for easier rework and higher thermal mass - choice depends on interface voltage family and PCB assembly capability.
Availability
74HC173PW,118 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, motor control address latching, digital audio sample buffering, and legacy bus hold register applications requiring stable component supply across extended temperature ranges.
Supply support for 74HC173PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET solutions with focus on efficiency and miniaturization.
The 74HC173 belongs to Nexperia's 74HC logic family, designed for low-power, high-noise-immunity digital control in industrial, automotive (non-safety), and consumer applications where CMOS-level compatibility and wide VCC range are critical.
FAQ
What is the minimum setup time (tsu) for D0–D3 inputs at VCC = 4.5 V?
The minimum setup time is 12 ns (typical) and 15 ns (maximum) for Dn inputs relative to the LOW-to-HIGH CP transition at VCC = 4.5 V, as specified in Table 8 of the Rev. 5 datasheet. This ensures reliable sampling of data before the clock edge under worst-case process/voltage/temperature conditions.
Can OE1 and OE2 be tied together and driven by a single microcontroller GPIO?
Yes - OE1 and OE2 are electrically independent but functionally identical (both active LOW). They may be paralleled to a single control line without conflict, enabling simultaneous 3-state control of all four outputs with one pin, provided the GPIO can sink ≥100 μA total (per datasheet Section 9, CI input capacitance and leakage).
Does the 74HC173PW,118 support hot insertion or live swapping?
No - the device lacks hot-swap protection features such as power-on reset, Ioff, or back-drive immunity. Applying VCC before GND, or connecting outputs while powered down, risks latch-up or damage due to input clamp diode conduction paths, as noted in Section 7 limiting values.
How does the master reset (MR) interact with output enable (OE1/OE2) during assertion?
When MR is HIGH, Q0–Q3 are forced LOW regardless of OE1/OE2 state. If OE1/OE2 are also HIGH, outputs go to high-impedance *after* being driven LOW - i.e., MR takes precedence over OE for logic state, but OE still controls output driver enable/disable. This behavior is confirmed in Table 4 (3-state buffer operating mode) and functional description.
74HC173PW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Master Reset
- Type:
- D-Type
- Output Type:
- Tri-State, Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 4
- Clock Frequency:
- 95 MHz
- Max Propagation Delay @ V, Max CL:
- 30ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
74HC173PW,118 FAQ
1.How can I place an order for 74HC173PW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC173PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC173PW,118 reliable?
The price and inventory of 74HC173PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC173PW,118 is usually 5 days.
3.What payment methods are accepted for 74HC173PW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC173PW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC173PW,118?
74HC173PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC173PW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC173PW,118?
For technical support, including 74HC173PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC173PW,118 requirements.
6.How does Aetrix verify that 74HC173PW,118 is sourced from the original manufacturer or authorized distributors?
All 74HC173PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC173PW,118 meets industry standards.
7.What is the process for return or replacement of 74HC173PW,118?
All 74HC173PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC173PW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC173PW,118 part is unused and in its original packaging.
Return procedure for 74HC173PW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC173PW,118 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
