Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Nexperia USA Inc. 74HC1G02GW,125

Name: 74HC1G02GW,125
Brand: Nexperia USA Inc.
SKU: 74HC1G02GW,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HC1G02GW,125

Manufacturer:: Nexperia USA Inc.

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 74HC1G02GW,125.pdf

Description:: IC GATE NOR 1CH 2-INP 5TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:18,424

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HC1G02GW,125 from Nexperia is a single 2-input CMOS NOR gate in TSSOP5 (SOT353-1) package, operating from 2.0 V to 6.0 V supply, with propagation delay as low as 9 ns at VCC = 4.5 V and CL = 50 pF, symmetrical output impedance, and specified for -40 °C to +125 °C industrial temperature range. It serves as a compact logic-level combinatorial gate in space-constrained digital control paths.

For engineers reviewing the 74HC1G02GW,125 datasheet, 74HC1G02GW,125 pinout, 74HC1G02GW,125 application, or 74HC1G02GW,125 equivalent, this device is selected for low-voltage logic interfacing, signal inversion in sensor conditioning chains, and discrete gate-level implementation where pin count, power efficiency, and thermal robustness are critical.

Technical Context

This device implements a single 2-input NOR function using high-speed silicon-gate CMOS technology. Its inputs include clamp diodes enabling safe interface to voltages exceeding VCC when used with current-limiting resistors, and its output stage delivers symmetrical sourcing/sinking capability up to ±12.5 mA.

The logic behavior follows standard Boolean NOR truth table (LL→H, LH→L, HL→L, HH→L), with input thresholds defined per CMOS level (VIH ≥ 70% VCC, VIL ≤ 30% VCC). Propagation delays are tightly balanced between tPLH and tPHL, and dynamic power dissipation is governed by CPD = 18 pF at VCC = 5 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - supports direct interface with 3.3 V and 5 V logic domains without level translation
Propagation Delay (t_pd)	9 ns typical at VCC = 4.5 V, CL = 50 pF - enables reliable operation in sub-100 MHz combinational paths
Output Drive Strength	±12.5 mA - sufficient to drive multiple 74HC inputs or small capacitive loads (<50 pF)
Input Clamp Diodes	Integrated - allows safe overvoltage tolerance on A/B inputs when series resistors limit current to <20 mA
Operating Temperature	-40 °C to +125 °C - qualified for under-hood, motor control, and industrial PLC environments
Power Dissipation Cap	250 mW at Tamb ≤ 74 °C (TSSOP5) - derates linearly at 3.3 mW/K above 74 °C
ESD Robustness	HBM >2000 V, CDM >1000 V - reduces need for external protection in board-level ESD zones

Pinout & Package

TSSOP5 (SOT353-1) plastic thin shrink small outline package, 5-lead, body width 1.25 mm, 0.65 mm pitch, 1.1 mm × 2.2 mm footprint, 0.95 mm height, side-wettable flanks not applicable (leads present).

Pin/Terminal	Circuit Role	Design Meaning
1 (B)	Data input	Active-HIGH logic input with CMOS threshold; accepts 0–VCC voltage range
2 (A)	Data input	Active-HIGH logic input; electrically identical to Pin 1; supports wired-OR via external pull-ups
3 (GND)	Ground reference	0 V return path for all internal circuitry and I/O; must be low-impedance for noise immunity
4 (Y)	Data output	Active-LOW NOR result; drives HIGH (≥4.13 V @ 2 mA sink) or LOW (≤0.33 V @ 2 mA source)
5 (VCC)	Supply voltage	Primary power rail; decoupling capacitor (100 nF) required within 5 mm for stable switching

Key Features

Feature	Design Value
Wide VCC range (2.0–6.0 V)	Enables interoperability across legacy 5 V and modern 3.3 V/2.5 V systems without voltage translators
Symmetrical output impedance	Ensures matched rise/fall times (tPLH ≈ tPHL), minimizing duty-cycle distortion in clocked logic
Latch-up immunity >100 mA	Guarantees robustness against transient current surges during hot-swap or ESD events
High noise immunity	CMOS input thresholds provide >1.5 V noise margin at VCC = 4.5 V, reducing false triggering
Clamp diode-equipped inputs	Permits safe connection to 12 V sensors or microcontroller GPIOs using simple series resistors

Applications

Industrial Sensor Interface

Motor Control Logic

Use Scenario: Combining fault signals from dual redundant temperature sensors before feeding to a safety controller.

IC Role / Device Role / Timing Role: Discrete NOR gate performing active-low OR of two independent fault lines (L+L → H = OK; L+H/H+L/H+H → L = fault).

Use Value: Eliminates need for MCU GPIO polling or dedicated safety ASIC; meets SIL-2 diagnostic coverage requirements via hardware redundancy.

Use Scenario: Generating enable/disable logic for half-bridge gate drivers in BLDC inverters.

IC Role / Device Role / Timing Role: NOR gate combining PWM shutdown request and overcurrent latch signal to force driver disable (asynchronous reset).

Use Value: Sub-10 ns response ensures immediate gate turn-off during fault, preventing shoot-through and IGBT destruction.

Low-Power IoT Node

Legacy System Glue Logic

Use Scenario: Wake-up arbitration between motion and light sensors in battery-powered asset trackers.

IC Role / Device Role / Timing Role: NOR gate acting as wake-source combiner: both sensors LOW → system stays asleep; any sensor HIGH → wake pulse generated.

Use Value: Draws only 10 μA ICC at VCC = 6.0 V, extending 10-year battery life while avoiding MCU deep-sleep wake latency.

Use Scenario: Adapting TTL-level control signals from vintage PLC outputs to modern CMOS FPGA configuration pins.

IC Role / Device Role / Timing Role: Level-shifting NOR gate converting 5 V TTL logic (VIH = 2.0 V) to 3.3 V CMOS-compatible levels (VIH = 2.31 V min at VCC = 3.3 V).

Use Value: No external biasing or resistor networks needed; maintains full 25 MHz timing margin between legacy and new subsystems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HCT1G02GW,125	TTL-compatible inputs (VIH = 2.0 V min), otherwise identical pinout, timing, and package	Better suited for mixed-technology boards with legacy 5 V TTL outputs driving CMOS logic	Select when interfacing to 74LS/74F families or microcontrollers with weak 5 V drive strength
SN74LVC1G02DBVR	Lower VCC range (1.65–5.5 V), faster tpd (5.5 ns @ 3.3 V), but no input clamp diodes	Requires external clamping for >VCC inputs; optimized for ultra-low-power portable designs	Prefer for battery-powered devices needing <5 ns delay and 3.3 V-only operation, provided overvoltage risk is mitigated

Compared with 74HC1G02GW,125, the 74HCT1G02GW,125 offers guaranteed TTL input compatibility at the cost of slightly reduced noise margin, while SN74LVC1G02DBVR trades clamp diodes and wide VCC for speed and lower voltage support-making each optimal for distinct interface constraints.

Availability

74HC1G02GW,125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, motor control logic, low-power IoT nodes, and legacy system glue logic requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74HC1G02GW,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable logic, analog, and discrete components with focus on efficiency, miniaturization, and automotive-grade quality.

This device belongs to Nexperia's 74HC logic family, engineered for robust, low-power, pin-compatible replacements of legacy 74-series functions in space- and power-constrained industrial and consumer systems.

FAQ

Can 74HC1G02GW,125 operate reliably at 2.0 V supply?

Yes. The device is fully characterized down to 2.0 V: propagation delay remains ≤115 ns (typical 25 ns) at VCC = 2.0 V and CL = 50 pF, VIH ≥ 1.5 V, and VOL ≤ 0.1 V at 20 μA load. All static and dynamic parameters meet specification across the full -40 °C to +125 °C range at minimum VCC.

What is the maximum capacitive load this NOR gate can drive?

The output is rated for CL ≤ 50 pF at VCC = 4.5 V to maintain tpd ≤ 27 ns (max) and waveform integrity. Driving >50 pF increases delay nonlinearly and may cause ringing; for 100 pF loads, add a series 10 Ω resistor at the output to dampen reflections without affecting logic levels.

Does this part support hot-swap or live-insertion?

No. While input clamp diodes and latch-up immunity (>100 mA) improve ruggedness, the device lacks powered-off protection (I_OFF) or back-drive tolerance. Applying signals to A/B or Y while VCC = 0 V may forward-bias internal diodes and cause unintended current paths or damage.

How does the TSSOP5 (SOT353-1) package compare thermally to SC-74A?

TSSOP5 has higher thermal resistance: R_θJA = 220 K/W vs. SC-74A's 180 K/W. At 250 mW dissipation, junction temperature rise is ~55 K higher in TSSOP5. For continuous 12.5 mA output loading, use SC-74A or ensure PCB copper area ≥25 mm² under the pad for adequate heat spreading.

74HC1G02GW,125 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74HC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NOR Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 20 µA

Current - Output High, Low:: 2.6mA, 2.6mA

Input Logic Level - Low:: 0.5V ~ 1.8V

Input Logic Level - High:: 1.5V ~ 4.2V

Max Propagation Delay @ V, Max CL:: 23ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 5-TSSOP

74HC1G02GW,125 FAQ

1.How can I place an order for 74HC1G02GW,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HC1G02GW,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HC1G02GW,125 reliable?

The price and inventory of 74HC1G02GW,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC1G02GW,125 is usually 5 days.

3.What payment methods are accepted for 74HC1G02GW,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC1G02GW,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HC1G02GW,125?

74HC1G02GW,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HC1G02GW,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HC1G02GW,125?

For technical support, including 74HC1G02GW,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC1G02GW,125 requirements.

6.How does Aetrix verify that 74HC1G02GW,125 is sourced from the original manufacturer or authorized distributors?

All 74HC1G02GW,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC1G02GW,125 meets industry standards.

7.What is the process for return or replacement of 74HC1G02GW,125?

All 74HC1G02GW,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC1G02GW,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HC1G02GW,125 part is unused and in its original packaging.

Return procedure for 74HC1G02GW,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…