NXP Semiconductors 74HC21D,652
- Part No.:
- 74HC21D,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC21D,652.pdf
- Description:
- IC GATE AND 2CH 4-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:16,335
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC21D,652 from Nexperia is a dual 4-input CMOS AND gate in SO14 package, operating from 2.0 V to 6.0 V supply, delivering propagation delays as low as 10 ns at 5.0 V/15 pF, with ±25 mA output drive, and rated for -40 °C to +125 °C ambient. It serves as a logic-level combinatorial gate in digital control subsystems of industrial PLC I/O modules.
For engineers reviewing the 74HC21D,652 datasheet, 74HC21D,652 pinout, 74HC21D,652 application, or 74HC21D,652 equivalent, key selection criteria include input voltage thresholds (VIH = 3.15 V min at VCC = 4.5 V), output drive capability (VOH = 3.98 V min at IO = -4.0 mA), temperature range compliance (-40 °C to +125 °C), and SO14 package compatibility with legacy PCB footprints.
Technical Context
The 74HC21D implements two independent 4-input AND functions using standard CMOS silicon process, with integrated input clamp diodes enabling safe interfacing to voltages exceeding VCC when used with current-limiting resistors. Its logic behavior strictly follows Boolean AND truth table with no internal latching or state retention.
It operates within JEDEC-compliant voltage domains (JESD7A: 2.0–6.0 V), supports HBM ESD immunity >2000 V and CDM >1000 V, and exhibits static input leakage <±1 μA at 6.0 V - confirming robust noise immunity and low standby power in mixed-voltage digital systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - supports direct interface with 3.3 V and 5 V logic families without level shifters. |
| Propagation Delay (tpd) | 10 ns typical at VCC = 5.0 V, CL = 15 pF - enables reliable operation in sub-100 MHz synchronous logic paths. |
| Output Drive Current | ±25 mA - sufficient to directly drive multiple 74HC inputs (fan-out ≥ 10) or small LEDs with series resistor. |
| Input Thresholds (VIH/VIL) | VIH = 3.15 V min, VIL = 1.35 V max at VCC = 4.5 V - ensures clean switching margin against TTL and CMOS logic levels. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive control modules and industrial motor drives. |
| Power Dissipation (Ptot) | 500 mW max (SO14) - allows continuous operation at full speed in compact enclosures with minimal heatsinking. |
| Input Clamp Diodes | Integrated - permits safe connection to signals up to VCC + 0.5 V using external current-limiting resistors. |
Pinout & Package
74HC21D,652 uses the SOT108-1 (SO14) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 1B, 1C, 1D (pins 1,2,4,5) | Input A–D of Gate 1 | Four independent logic inputs for first AND function; all share same VIH/VIL thresholds and input capacitance (3.5 pF). |
| 1Y (pin 6) | Output of Gate 1 | CMOS-compatible output driving high/low states; capable of sourcing/sinking ±25 mA with defined VOH/VOL. |
| GND (pin 7) | Ground Reference | Primary return path for all internal logic and output currents; must be low-impedance to minimize ground bounce. |
| 2Y (pin 8) | Output of Gate 2 | Electrically isolated from 1Y; enables independent routing without crosstalk in dual-gate timing-critical paths. |
| 2A, 2B, 2C, 2D (pins 9,10,12,13) | Input A–D of Gate 2 | Second set of four inputs; identical electrical characteristics to Gate 1 inputs; no shared internal nodes. |
| VCC (pin 14) | Positive Supply | Single supply rail powering both gates; decoupling capacitor (100 nF) required within 10 mm for stable high-speed operation. |
| n.c. (pins 3,11) | No Connect | Internally unconnected; must remain floating - not tied to VCC/GND or used for thermal relief. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (2.0–6.0 V) | Enables interoperability across 3.3 V microcontrollers and 5 V legacy peripherals without voltage translation. |
| Latch-up immunity >100 mA | Guarantees robustness against transient overcurrent events in noisy industrial environments per JESD78 Class II B. |
| Input clamp diodes | Allows safe interface to external signals up to VCC + 0.5 V using simple series resistors - eliminates need for external protection diodes. |
| High noise immunity | CMOS input structure with 40 % VCC noise margin ensures reliable operation in electrically harsh settings (e.g., motor drive boards). |
| Extended temperature range | Rated from -40 °C to +125 °C - validated for use in engine control units, solar inverters, and factory automation controllers. |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
|
Use Scenario: Combining four discrete sensor status signals (e.g., door open, seatbelt fastened, ignition on, brake applied) into a single enable signal for interior lighting control. IC Role / Device Role / Timing Role: Combinatorial logic gate performing real-time Boolean AND of asynchronous inputs with sub-20 ns latency. Use Value: Eliminates need for firmware polling or microcontroller GPIO expansion by providing hardware-level signal aggregation with deterministic timing. |
Use Scenario: Validating simultaneous activation of four HVAC actuator feedback lines before enabling motor driver stage. IC Role / Device Role / Timing Role: Safety-critical interlock gate ensuring all preconditions are met prior to power stage engagement. Use Value: Provides fail-safe hardware validation independent of MCU software execution - critical for ASIL-B functional safety decomposition. |
| Medical Infusion Pump Logic | Test Equipment Signal Conditioning |
|
Use Scenario: Enabling pump motor only when occlusion detection, air-in-line, door closed, and start button are all asserted. IC Role / Device Role / Timing Role: Deterministic combinational gate in safety-critical signal chain with guaranteed worst-case propagation delay ≤33 ns at 2.0 V. Use Value: Meets IEC 62304 Class C software safety requirements by offloading time-bounded decision logic to hardware. |
Use Scenario: Gating four synchronized test stimulus channels before feeding into a multi-channel ADC front-end. IC Role / Device Role / Timing Role: Precision timing gate synchronizing parallel analog acquisition paths with matched skew (<2 ns between outputs). Use Value: Reduces channel-to-channel timing skew in automated test equipment, improving measurement repeatability and calibration accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC21PW,118 | TSSOP14 package (SOT402-1); 4.4 mm body width; 0.65 mm pitch; 7.3 mW/K thermal derating above 81 °C. | Better suited for space-constrained PCBs; lower thermal mass but reduced power handling above 81 °C vs SO14. | Select when board area is limited and peak ambient stays below 85 °C; verify solder paste volume for fine-pitch reflow. |
| SN74HC21DR | TI-manufactured SO14 variant; identical logic function; VIH/VIL specs match within 50 mV; CPD = 16 pF (vs 15 pF). | Validated in TI's automotive-grade qualification flow; same pinout but different traceability and lot documentation. | Choose for TI-design ecosystems or where dual-sourcing across Nexperia/TI is required for supply chain resilience. |
Compared with 74HC21D,652, the 74HC21PW,118 trades thermal robustness for footprint reduction, while SN74HC21DR offers identical functionality with alternate supply-chain provenance - neither is pin-identical in marking or traceability, but both satisfy the same logic and timing requirements in production designs.
Availability
74HC21D,652 is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, medical device logic, and test instrumentation requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 74HC21D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74HC21 belongs to Nexperia's 74HC high-speed CMOS logic family, engineered for low-power, high-noise-immunity digital interfacing in demanding environments where reliability across wide voltage and temperature ranges is mandatory.
FAQ
Can 74HC21D,652 operate reliably at 2.0 V supply?
Yes - the 74HC21D,652 is fully specified down to 2.0 V supply, with guaranteed VIH ≥ 1.5 V and VOL ≤ 0.1 V at 20 μA load. Propagation delay increases to 110 ns max at 2.0 V/15 pF, but logic functionality remains intact across the full -40 °C to +125 °C range.
Are pins 3 and 11 internally connected?
No - pins 3 and 11 are explicitly designated "n.c." (not connected) in the official Nexperia datasheet. They are electrically isolated from all internal circuitry and must remain unconnected on the PCB; tying them to VCC or GND may cause unpredictable behavior or damage.
What is the maximum capacitive load this device can drive?
The 74HC21D,652 is characterized up to 15 pF load in dynamic testing, but its ±25 mA output drive supports heavier loads with increased propagation delay. For 50 pF loads, tpd rises to ~28 ns at 4.5 V - verify timing margins in your specific layout using the CPD = 15 pF formula for dynamic power estimation.
Does this part support mixed-voltage interfacing (e.g., 3.3 V inputs with 5 V supply)?
Yes - the integrated input clamp diodes allow safe connection of 3.3 V logic signals to a 5 V-powered 74HC21D,652, provided current-limiting resistors limit input current to ≤20 mA. This avoids level shifters in mixed-supply systems while maintaining full VIH/VIL margin.
74HC21D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 4
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 19ns @ 6V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74HC21D,652 FAQ
1.How can I place an order for 74HC21D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC21D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC21D,652 reliable?
The price and inventory of 74HC21D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC21D,652 is usually 5 days.
3.What payment methods are accepted for 74HC21D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC21D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC21D,652?
74HC21D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC21D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC21D,652?
For technical support, including 74HC21D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC21D,652 requirements.
6.How does Aetrix verify that 74HC21D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC21D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC21D,652 meets industry standards.
7.What is the process for return or replacement of 74HC21D,652?
All 74HC21D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC21D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC21D,652 part is unused and in its original packaging.
Return procedure for 74HC21D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC21D,652 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

