NXP Semiconductors 74HC221DB,118
- Part No.:
- 74HC221DB,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HC221DB,118.pdf
- Description:
- IC MULTIVIBRATOR 19NS 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,492
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC221DB,118 from Nexperia is a dual non-retriggerable monostable multivibrator in SO16 package, operating from 2.0 V to 6.0 V supply, with Schmitt-trigger inputs on B pins, TTL-compatible input thresholds, and independent active-HIGH/active-LOW complementary outputs per channel. It delivers precise pulse widths defined by external RC networks (tW = 0.7 × REXTCEXT) and supports direct active-LOW reset for pulse termination - used in timing control, debouncing, and delay generation circuits.
For engineers reviewing the 74HC221DB,118 datasheet, 74HC221DB,118 pinout, 74HC221DB,118 application, or 74HC221DB,118 equivalent, this page provides verified functional identity, SO16 pin mapping, pulse width stability data (±5% typical), reset timing specs (tPHL/tPLH ≤ 77 ns at VCC = 4.5 V), and validated alternatives for industrial timing designs.
Technical Context
The 74HC221DB,118 implements two independent non-retriggerable monostables, each with dual edge-triggered inputs (A: negative-edge, B: positive-edge) and separate active-LOW reset (nRD). Triggering is voltage-level–based-not transition-rate–dependent-enabling robust operation with slow-rising signals via Schmitt-trigger action on nB inputs.
Pulse width is externally programmable via REXT/CEXT networks connected to dedicated pins (nREXT/CEXT, nCEXT); internal compensation ensures tW stability across -40 °C to +125 °C and ±10% VCC variation. Outputs nQ (active LOW) and nQ (active HIGH) remain latched during pulse duration, unaffected by further input transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - enables direct interface with 3.3 V and 5 V logic systems without level shifters. |
| Pulse Width Accuracy | ±5% typical - ensures predictable timing in critical delay and gating applications without calibration. |
| Propagation Delay (nA/nB → nQ) | ≤ 75 ns at VCC = 4.5 V - supports sub-13 MHz timing resolution in high-speed digital control loops. |
| Reset Propagation Delay (nRD → nQ) | ≤ 77 ns - guarantees fast pulse abortion for safety-critical or fault-handling circuits. |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - matches TTL logic levels for seamless integration with legacy 5 V microcontrollers and peripherals. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O, and power supply sequencing. |
| Output Drive Strength | ±4 mA at VCC = 4.5 V - sufficient to directly drive LEDs, small relays, or CMOS/TTL fan-out loads without buffers. |
Pinout & Package
74HC221DB,118 is housed in a plastic small outline package (SO16), SOT109-1 variant, with 16 leads, 3.9 mm body width, and standard 1.27 mm lead pitch - compatible with automated PCB assembly and IPC-7351B land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Negative-edge triggered input | Triggers monostable on HIGH-to-LOW transition; used for clock edge detection or switch bounce capture. |
| 1B, 2B | Positive-edge triggered input with Schmitt action | Accepts slow-rising/noisy signals (e.g., mechanical switches, sensor outputs) without false triggering. |
| 1RD, 2RD | Active-LOW reset | Forces immediate output termination regardless of ongoing pulse; supports emergency stop or mode switching. |
| 1Q, 2Q | Active LOW output | Drives sinking loads (e.g., NPN transistor bases, LED cathodes); complements 1Q/2Q for differential signaling. |
| 1Q, 2Q | Active HIGH output | Provides sourcing capability for pull-up loads; enables direct connection to CMOS inputs or logic enable lines. |
| 1REXT/CEXT, 2REXT/CEXT | RC timing node | Connects external resistor and capacitor to set pulse width; internal current source enables stable tW calculation. |
| 1CEXT, 2CEXT | Capacitor reference terminal | External capacitor return path; must be tied to GND per datasheet recommendation to avoid timing drift. |
| VCC (Pin 16), GND (Pin 8) | Power supply rails | Decoupling capacitor (100 nF ceramic) required within 5 mm of VCC/GND pins for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing functions (e.g., PWM dead-time insertion + fault timeout) on one IC. |
| Non-retriggerable operation | Prevents pulse extension from repeated triggers - essential for fixed-duration events like motor start delays or ADC sample windows. |
| Schmitt-trigger nB inputs | Eliminates jitter on noisy or slow-transition inputs (e.g., thermistor-based comparators), reducing need for external filtering. |
| Direct active-LOW reset | Allows hardware-level pulse interruption without software intervention - critical for fail-safe power sequencing and watchdog recovery. |
| TTL-compatible input thresholds | Interoperates with 74LS, 74F, and microcontroller GPIOs without level-shifting circuitry in mixed-voltage systems. |
| Wide temperature range (-40 °C to +125 °C) | Supports deployment in engine control units, industrial inverters, and outdoor telecom equipment without derating. |
Applications
| Motor Start Sequencing | Switch Debouncing |
|---|---|
Use Scenario: Generating fixed-duration enable pulses for BLDC motor gate drivers during startup to prevent shoot-through. IC Role / Device Role / Timing Role: Monostable #1 sets dead-time between high-side and low-side FET activation; Monostable #2 enforces minimum off-time after fault detection. Use Value: Eliminates need for discrete RC timers and comparators, reducing BOM count and improving timing repeatability across temperature. |
Use Scenario: Removing mechanical contact bounce from push-button interfaces in industrial HMI panels. IC Role / Device Role / Timing Role: Each monostable conditions one button channel: nB input accepts raw switch signal; nQ output provides clean, glitch-free logic level. Use Value: Achieves <10 μs bounce suppression using only passive RC components - no firmware polling or interrupt latency. |
| PWM Signal Conditioning | Power Supply Sequencing |
Use Scenario: Converting irregular PWM edges into uniform-width pulses for analog-to-digital conversion trigger sampling. IC Role / Device Role / Timing Role: Monostable acts as edge-to-pulse converter: rising edge on nB initiates fixed tW, synchronizing ADC sampling window to PWM period. Use Value: Enables accurate duty-cycle measurement despite variable PWM frequency or jitter, without FPGA or high-speed MCU resources. |
Use Scenario: Enforcing strict power-up order for multi-rail systems (e.g., 12 V → 5 V → 3.3 V → 1.8 V) in FPGA-based embedded controllers. IC Role / Device Role / Timing Role: Cascaded monostables generate staggered enable signals: output of Stage 1 triggers Stage 2 via nA input, with tW defining inter-rail delay. Use Value: Replaces complex CPLD-based sequencers with a single low-cost IC, simplifying layout and reducing startup failure modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT221D,118 | TTL-compatible inputs (VIH/VIL optimized for 5 V systems); identical SO16 pinout and timing behavior. | Better noise margin in noisy 5 V environments; not suitable for 3.3 V-only systems without level translation. | Select when interfacing exclusively with legacy TTL or 5 V microcontrollers requiring guaranteed VIH ≥ 2.0 V. |
| SN74LV221ADBR | Lower VCC range (2.0 V–5.5 V); higher speed (tPD ≤ 11 ns at 3.3 V); different pin assignment for CEXT nodes. | Superior performance in battery-powered 3.3 V designs; requires PCB layout revision due to non-identical pinout. | Choose for new 3.3 V designs prioritizing speed and low-voltage operation, accepting minor layout change. |
Compared with 74HC221DB,118, the 74HCT221D,118 offers tighter input noise immunity in 5 V systems but lacks 3.3 V compatibility, while the SN74LV221ADBR enables faster, lower-voltage operation at the cost of pinout redesign - making 74HC221DB,118 the optimal drop-in replacement for existing HC-family timing circuits.
Availability
74HC221DB,118 is available at Aetrix Electronics and suitable for motor control timing, switch debouncing, and power supply sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC221DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions with focus on efficiency, reliability, and sustainability.
The 74HC221DB,118 belongs to Nexperia's 74HC logic family - engineered for robust, low-power timing and signal conditioning in industrial, automotive, and consumer applications where precision and thermal stability are critical.
FAQ
What is the maximum recommended external timing capacitor value for stable operation of the 74HC221DB,118?
The 74HC221DB,118 does not specify an upper limit for CEXT, but practical stability requires limiting leakage and ESR. Datasheet Fig. 12 shows valid operation up to 1 μF at VCC = 4.5 V. For reliable tW accuracy beyond 100 nF, use X7R ceramic or low-leakage tantalum capacitors and verify pulse width variance remains within ±5% across temperature. Avoid electrolytics due to high leakage and aging effects.
Can the 74HC221DB,118 operate reliably at 3.3 V supply voltage?
Yes, the 74HC221DB,118 is fully specified for VCC = 2.0 V to 6.0 V, including 3.3 V operation. At 3.3 V, propagation delays increase slightly (e.g., tPLH ≤ 110 ns), and output drive drops to ±2.6 mA, but all timing and logic functions remain guaranteed per datasheet Tables 8–10. Input thresholds scale proportionally, maintaining TTL compatibility.
How does the non-retriggerable feature of the 74HC221DB,118 affect its use in pulse stretching applications?
The non-retriggerable behavior means once triggered, the 74HC221DB,118 ignores subsequent input edges until the current pulse completes and the circuit resets. This prevents pulse widening from noise or chatter - ideal for generating fixed-duration control signals (e.g., solenoid actuation time) where consistent width matters more than edge count. To stretch pulses, external logic (e.g., OR gate feeding nRD) must be added.
Is the 74HC221DB,118 pin-compatible with the 74HC221N (DIP-16) package version?
No - the 74HC221DB,118 uses SO16 (SOT109-1) surface-mount packaging, while the 74HC221N uses through-hole DIP-16. Pin numbering and physical dimensions differ: SO16 has 1.27 mm pitch and gull-wing leads; DIP-16 has 2.54 mm pitch and straight leads. Electrical functionality and pin functions match exactly, but PCB layout and assembly processes are not interchangeable.
What is the purpose of connecting nCEXT pins to GND in the 74HC221DB,118 circuit?
Per Nexperia datasheet Fig. 5 and Section 11.1, nCEXT pins (14 and 6) must be externally connected to GND to establish the reference node for the internal timing current source. Leaving nCEXT floating causes unpredictable tW and potential latch-up. This GND tie ensures accurate 0.7 × REXTCEXT calculation and prevents charge accumulation that could disrupt reset behavior during power cycling.
74HC221DB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HC
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 19 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74HC221DB,118 FAQ
1.How can I place an order for 74HC221DB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC221DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC221DB,118 reliable?
The price and inventory of 74HC221DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC221DB,118 is usually 5 days.
3.What payment methods are accepted for 74HC221DB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC221DB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC221DB,118?
74HC221DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC221DB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC221DB,118?
For technical support, including 74HC221DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC221DB,118 requirements.
6.How does Aetrix verify that 74HC221DB,118 is sourced from the original manufacturer or authorized distributors?
All 74HC221DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC221DB,118 meets industry standards.
7.What is the process for return or replacement of 74HC221DB,118?
All 74HC221DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC221DB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC221DB,118 part is unused and in its original packaging.
Return procedure for 74HC221DB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC221DB,118 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

