Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Shift Registers

Nexperia USA Inc. 74HC299D,652

Name: 74HC299D,652
Brand: Nexperia USA Inc.
SKU: 74HC299D,652
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HC299D,652

Manufacturer:: Nexperia USA Inc.

Category:: Shift Registers

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: 74HC299D,652.pdf

Description:: IC UNIV SHIFT REGISTER 20SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,943

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HC299D,652 from Nexperia is an 8-bit universal shift register with 3-state outputs, designed for synchronous data movement in bus-oriented digital systems. It supports four modes-shift-left, shift-right, parallel load, and hold-via S0/S1 control, features asynchronous master reset (MR), and operates across -40 °C to +125 °C with VCC = 2.0–6.0 V. Used in industrial control I/O expansion and serial-to-parallel conversion.

For engineers reviewing the 74HC299D,652 datasheet, 74HC299D,652 pinout, 74HC299D,652 application, or 74HC299D,652 equivalent, key selection criteria include 3-state bus-driving capability, mode-select timing margins (tsu/th), propagation delay at 4.5 V (24–40 ns), and SO20 package compatibility with high-density PCB layouts.

Technical Context

The device implements eight edge-triggered D-type flip-flops with interstage logic enabling bidirectional serial shifting (DSR/DSL), parallel I/O via shared I/O_n pins, and synchronous hold operation. Mode selection is fully decoded by S0 and S1 inputs, with all state changes synchronized to the rising edge of CP.

Asynchronous MR overrides clock and mode inputs to force Q_n = LOW; OE1/OE2 (active LOW) independently disable 3-state outputs without affecting internal register state. Clamp diodes on all inputs permit overvoltage-tolerant interfacing when used with current-limiting resistors.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 6.0 V - Supports mixed-voltage system integration and battery-backed operation down to 2 V.
Operating Temperature	-40 °C to +125 °C - Qualified for extended industrial and under-hood automotive-adjacent environments.
tpd (CP to Q_n)	24 ns (typ) at VCC = 4.5 V - Enables reliable 20 MHz+ clock rates in synchronous bus interfaces.
I/O_n Drive Strength	±6.0 mA at VCC = 4.5 V - Directly drives standard CMOS/TTL loads without external buffers.
tsu / th (S0/S1)	20 ns / 0 ns (min) at VCC = 4.5 V - Allows mode control updates concurrent with clock edge for minimal setup overhead.
3-State Enable Delay	tPZH = 18 ns (max) at VCC = 4.5 V - Ensures fast bus release for time-critical multi-master arbitration.
ESD Rating	HBM > 2000 V, CDM > 1000 V - Meets IEC 61000-4-2 Level 3 for robust handling in production and field service.

Pinout & Package

Supplied in SO20 (SOT163-1) plastic small outline package: 20-pin, 7.5 mm body width, 1.27 mm pitch, gull-wing leads.

Pin/Terminal	Circuit Role	Design Meaning
1, 19 (S0, S1)	Mode select input	Determines shift direction, load, or hold; HIGH/HIGH = parallel load, LOW/HIGH = shift right, HIGH/LOW = shift left, LOW/LOW = hold.
2, 3 (OE1, OE2)	3-state output enable	Active LOW; disables I/O_n outputs to high-impedance; both must be LOW for functional I/O.
4–7, 13–16 (I/O0–I/O7)	Shared data I/O	Bi-directional bus pins: inputs during parallel load, 3-state outputs during shift/hold; internally connected to flip-flop Q_n.
8, 17 (Q0, Q7)	Serial output	Q0 = LSB output (shift-right exit), Q7 = MSB output (shift-left exit); used for daisy-chaining registers.
9 (MR)	Asynchronous reset	Active LOW; forces all Q_n = LOW regardless of CP or S0/S1; no clock dependency.
10 (GND)	Ground reference	0 V return path for all internal logic and output drivers; requires low-impedance PCB plane.
11 (DSR)	Shift-right serial input	Data enters LSB position (Q0) on next CP rising edge when in shift-right mode.
12 (CP)	Clock input	Rising-edge triggered; all synchronous operations (load, shift, hold) occur on CP ↑.
18 (DSL)	Shift-left serial input	Data enters MSB position (Q7) on next CP rising edge when in shift-left mode.
20 (VCC)	Positive supply	Primary power rail; decoupling capacitor (100 nF) required within 10 mm of pin per JEDEC guidelines.

Key Features

Feature	Design Value
Multiplexed I/O_n pins	Reduces board footprint by eliminating separate input/output buses; enables single-wire bidirectional data paths in compact controllers.
Four-mode synchronous operation	Eliminates need for external combinational logic to sequence shifts and loads; simplifies FPGA/CPLD glue logic design.
Independent 3-state control (OE1/OE2)	Allows dual-bus isolation or staggered enable timing; supports hot-swap and partial system reconfiguration without bus contention.
Cascadable architecture	Q0/Q7 outputs directly connect to DSR/DSL of adjacent devices, enabling seamless n-bit word expansion without external routing.
Input clamp diodes	Permits safe interface to signals exceeding VCC (e.g., 5 V logic driving 3.3 V system) using series current-limiting resistors.

Applications

Industrial PLC I/O Expansion

Legacy Bus Interface Adapter

Use Scenario: Adding 8-bit parallel I/O to a microcontroller-based programmable logic controller with limited GPIO.

IC Role / Device Role / Timing Role: Acts as a synchronous data latch and shift buffer, accepting parallel commands from MCU and serializing them to peripheral modules.

Use Value: Reduces MCU pin count requirement by 8× while maintaining deterministic 24 ns propagation latency for real-time response.

Use Scenario: Bridging a modern 3.3 V SoC to legacy 5 V parallel peripherals (e.g., EPROMs, LCD controllers).

IC Role / Device Role / Timing Role: Provides level-shifted, 3-state-isolated bus interface with configurable shift/load timing aligned to legacy access windows.

Use Value: Enables direct connection without external level translators; ±6 mA drive ensures TTL-compatible signal integrity at 5 V.

LED Matrix Row Driver

Test Equipment Pattern Generator

Use Scenario: Driving 8-row multiplexed LED displays in consumer electronics where space and BOM cost are constrained.

IC Role / Device Role / Timing Role: Serially loads row activation patterns from MCU and holds stable outputs during display refresh cycles.

Use Value: Eliminates need for dedicated LED driver ICs; 3-state outputs prevent ghosting during row transitions.

Use Scenario: Generating programmable test vectors for digital circuit validation in automated test equipment (ATE).

IC Role / Device Role / Timing Role: Stores and shifts user-defined bit patterns onto parallel test buses with precise CP-edge alignment.

Use Value: Achieves sub-25 ns timing resolution at 4.5 V, supporting high-speed digital IC characterization up to 20 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 8-bit universal shift register applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC595N	8-bit shift register with serial-in/parallel-out only; no shift-left, no bidirectional I/O, no 3-state outputs.	Suitable for unidirectional data latching but cannot replace bidirectional bus buffering or cascaded shift-left functions.	Select only if application requires simple serial-to-parallel conversion without bus sharing or reverse shifting.
74HC194D,653	Same 8-bit universal functionality and SO20 package; differs in pinout (e.g., MR on pin 1, no DSL/DSR separation), slightly higher tpd (28 ns typ at 4.5 V).	Direct functional replacement but requires PCB layout revision due to incompatible pin mapping and different reset polarity behavior.	Prefer for new designs requiring identical logic but verify MR timing and OE pin placement against schematic constraints.

Compared with SN74HC595N and 74HC194D,653, the 74HC299D,652 uniquely combines bidirectional serial shifting, true 3-state bus drivers, and multiplexed I/O in one SO20 package-enabling compact, flexible data path architectures not achievable with either alternative.

Availability

74HC299D,652 is available at Aetrix Electronics and suitable for industrial control systems, legacy bus adapters, LED matrix drivers, and ATE pattern generators requiring stable component supply across extended temperature ranges.

Supply support for 74HC299D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and discrete components with industry-leading reliability and quality.

The 74HC299 belongs to Nexperia's HC-series high-speed CMOS logic family, engineered for low-power, noise-immune digital interfacing in industrial, computing, and communications equipment operating across wide voltage and temperature ranges.

FAQ

What is the maximum clock frequency supported by the 74HC299D,652?

The 74HC299D,652 supports up to 54 MHz (typical) at VCC = 6.0 V and 20 MHz (minimum guaranteed) at VCC = 4.5 V across -40 °C to +125 °C. Maximum frequency is limited by propagation delay (tpd ≤ 40 ns at 4.5 V) and setup/hold timing margins, not by internal oscillator constraints.

Can I/O0–I/O7 be used simultaneously as inputs and outputs?

No. I/O0–I/O7 are time-multiplexed: they function as parallel inputs only during the LOAD cycle (S0=S1=HIGH), and as 3-state outputs during SHIFT, HOLD, or RESET. Simultaneous input/output on the same pin is electrically prohibited and violates the functional table.

How does the asynchronous master reset (MR) interact with 3-state outputs?

MR resets internal flip-flop states to LOW but does not affect OE1/OE2 control. If OE1 or OE2 is HIGH, outputs remain in high-impedance regardless of MR assertion; only when OE1 and OE2 are both LOW will Q_n = LOW appear on I/O_n pins after MR deassertion.

Is the 74HC299D,652 pin-compatible with older 74HC299 variants like the DIP package?

No. The 74HC299D,652 uses SO20 (SOT163-1) packaging with specific pin assignments (e.g., MR on pin 9, VCC on pin 20). DIP-20 versions share identical logic but differ in pin numbering and thermal/mechanical characteristics; direct PCB substitution requires layout revision.

74HC299D,652 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74HC

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Register, Multiplexed

Output Type:: Tri-State

Number of Elements:: 1

Number of Bits per Element:: 8

Function:: Universal

Voltage - Supply:: 2V ~ 6V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SO

74HC299D,652 FAQ

1.How can I place an order for 74HC299D,652 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HC299D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HC299D,652 reliable?

The price and inventory of 74HC299D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC299D,652 is usually 5 days.

3.What payment methods are accepted for 74HC299D,652?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC299D,652 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HC299D,652?

74HC299D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HC299D,652 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HC299D,652?

For technical support, including 74HC299D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC299D,652 requirements.

6.How does Aetrix verify that 74HC299D,652 is sourced from the original manufacturer or authorized distributors?

All 74HC299D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC299D,652 meets industry standards.

7.What is the process for return or replacement of 74HC299D,652?

All 74HC299D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC299D,652, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HC299D,652 part is unused and in its original packaging.

Return procedure for 74HC299D,652:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…