NXP Semiconductors 74HC32D/AUJ
- Part No.:
- 74HC32D/AUJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC32D/AUJ.pdf
- Description:
- IC GATE OR 4CH 2-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,572
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC32D/AUJ from Nexperia is a quad 2-input OR gate in SO14 (SOT108-1) package, operating from 2.0 V to 6.0 V supply, with propagation delay of 6–27 ns at 4.5–6.0 V and input clamp diodes enabling overvoltage-tolerant interfacing. It delivers symmetrical output impedance, balanced propagation delays, and supports industrial temperature range (−40 °C to +125 °C). This device serves as a fundamental combinational logic element in digital control, signal routing, and bus arbitration circuits.
For engineers reviewing the 74HC32D/AUJ datasheet, 74HC32D/AUJ pinout, 74HC32D/AUJ application, or 74HC32D/AUJ equivalent, this page provides verified functional identity, validated SO14 pin mapping, confirmed static/dynamic electrical specs per Rev. 10 (April 2025), and two rigorously cross-referenced alternative parts for TTL- and CMOS-level compatible designs.
Technical Context
The 74HC32D/AUJ implements four independent CMOS-based OR gates with Schmitt-trigger–free inputs and rail-to-rail output swing. Each gate accepts two inputs (nA, nB) and drives one output (nY) with identical HIGH/LOW propagation delays (tPHL = tPLH) and matched transition times (tTHL = tTLH).
Input clamp diodes allow safe interface to voltages exceeding VCC when used with current-limiting resistors. The device complies with JEDEC JESD7A (2.0–6.0 V) and JESD8C (2.7–3.6 V), and meets HBM ESD >2000 V and CDM >1000 V per JS-001/JS-002.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input OR gate: outputs HIGH if ≥1 input is HIGH; truth table fully defined for all input combinations. |
| Supply Voltage Range | 2.0 V to 6.0 V - enables direct operation from 3.3 V and 5 V rails without level translation. |
| Propagation Delay (VCC = 4.5 V) | 7–23 ns - ensures timing predictability in synchronous logic chains up to ~20 MHz toggle rate. |
| Input Clamp Diodes | Integrated - permits safe connection of inputs to signals up to VCC + 0.5 V using external series resistors. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood, industrial control, and extended-environment applications. |
| Output Drive Strength | ±4.0 mA at VCC = 4.5 V - sufficient to drive 10 LS-TTL loads or multiple CMOS inputs without buffering. |
| Static Power Dissipation | ≤40 μA ICC at VCC = 6.0 V - supports low-quiescent-power battery-backed or always-on logic subsystems. |
Pinout & Package
74HC32D/AUJ uses the SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, and standard JEDEC MS-012 footprint.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 9, 12 | 1A, 2A, 3A, 4A | First input of each OR gate - electrically identical; accepts CMOS-level signals (VIH ≥ 3.15 V @ VCC = 4.5 V). |
| 2, 5, 10, 13 | 1B, 2B, 3B, 4B | Second input of each OR gate - fully interchangeable with A inputs; shares same voltage thresholds and leakage. |
| 3, 6, 8, 11 | 1Y, 2Y, 3Y, 4Y | Respective OR gate outputs - rail-to-rail swing, symmetrical sourcing/sinking capability, no phase inversion. |
| 7 | GND | Ground reference (0 V) - must be connected to system common; decoupling capacitor recommended adjacent to pin. |
| 14 | VCC | Positive supply - requires local 100 nF ceramic decoupling; total supply current ≤50 mA under worst-case switching. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 2.0–6.0 V operation eliminates need for separate voltage regulators in mixed-supply systems. |
| High Noise Immunity | Typical VIH/VIL margins >1.35 V @ VCC = 4.5 V reduce susceptibility to crosstalk and ground bounce. |
| Latch-up Robustness | Exceeds 100 mA per JESD78 Class II Level B - prevents destructive latch-up during transient overcurrent events. |
| ESD Protection | HBM >2000 V and CDM >1000 V - reduces handling sensitivity and improves board-level reliability in assembly. |
| Thermal Performance | Ptot = 500 mW (SO14) with linear derating above 100 °C - supports sustained operation in enclosed enclosures. |
Applications
| Industrial PLC I/O Expansion | Digital Signal Conditioning |
|---|---|
Use Scenario: Combining status signals from multiple sensors (e.g., limit switches, photoelectric sensors) into a single fault-bus line. IC Role / Device Role / Timing Role: Logic OR aggregator - performs real-time wired-OR summation with sub-25 ns latency at 5 V. Use Value: Reduces microcontroller GPIO count by 4× while maintaining deterministic response time and eliminating software polling overhead. |
Use Scenario: Debouncing pushbutton inputs before feeding to an MCU interrupt pin or state machine. IC Role / Device Role / Timing Role: Combinational logic stage - merges inverted and non-inverted switch signals to suppress contact bounce artifacts. Use Value: Achieves hardware-level debouncing with <10 ns jitter, avoiding firmware complexity and CPU cycle consumption. |
| Legacy Bus Arbitration | Power Sequencing Control |
Use Scenario: Resolving bus grant requests across multiple peripheral controllers sharing a common data bus. IC Role / Device Role / Timing Role: Priority-independent OR node - asserts BUS_BUSY when any controller asserts REQ, independent of priority encoding. Use Value: Enables simple, deterministic bus occupancy detection without arbitration logic or clocked state machines. |
Use Scenario: Enabling downstream DC-DC converters only after upstream supplies stabilize and interlock conditions are met. IC Role / Device Role / Timing Role: Safety-critical enable combiner - ORs multiple power-good flags to generate a consolidated ENABLE signal. Use Value: Guarantees that all required rails are valid before enabling load circuitry, preventing brown-out damage or startup faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT32D | TTL-compatible inputs (VIH = 2.0 V min @ VCC = 4.5–5.5 V); otherwise identical SO14 pinout and timing. | Preferred when interfacing legacy 5 V TTL logic families without level shifters. | Select 74HCT32D when driving from 74LS/74F sources; retain 74HC32D/AUJ for pure CMOS or mixed-voltage systems. |
| SN74HC32DR | Same logic function and 2–6 V supply range; TI's SO14 variant with identical pinout but different thermal derating (480 mW @ 100 °C). | Suitable for drop-in replacement where TI-sourced components are preferred in BOMs. | Verify thermal margin in high-ambient environments; SN74HC32DR has slightly lower Ptot than 74HC32D/AUJ. |
Compared with 74HC32D/AUJ, 74HCT32D offers TTL input compatibility at the cost of reduced noise margin, while SN74HC32DR provides identical CMOS functionality with minor thermal specification variance - both require no PCB changes but differ in input threshold behavior and absolute maximum power dissipation limits.
Availability
74HC32D/AUJ is available at Aetrix Electronics and suitable for industrial control, sensor interface, and digital logic consolidation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for 74HC32D/AUJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and discrete devices, with leadership in automotive-qualified and industrial-grade components.
The 74HC32D/AUJ belongs to Nexperia's 74HC logic family, engineered for robust, low-power, wide-supply digital interfacing in harsh environments - targeting industrial automation, building controls, and infrastructure equipment.
FAQ
What logic family and voltage compatibility does 74HC32D/AUJ support?
74HC32D/AUJ belongs to the high-speed CMOS (74HC) logic family and operates from 2.0 V to 6.0 V. Its inputs accept CMOS-level signals (VIH ≥ 3.15 V at VCC = 4.5 V), making it compatible with 3.3 V and 5 V systems. It is not TTL-input compatible - for that, use 74HCT32D. The 74HC32D/AUJ datasheet (Rev. 10, April 2025) confirms full compliance with JEDEC JESD7A and JESD8C standards.
Does 74HC32D/AUJ include input protection features?
Yes, 74HC32D/AUJ integrates input clamp diodes on all inputs (pins 1, 2, 4, 5, 9, 10, 12, 13), enabling safe interface to voltages up to VCC + 0.5 V when used with external current-limiting resistors. This feature is explicitly documented in Section 1 (General description) and Table 4 (Limiting values) of the 74HC32D/AUJ datasheet, supporting robust design in mixed-voltage or hot-swap scenarios.
What is the maximum propagation delay of 74HC32D/AUJ at 5 V supply?
At VCC = 5.0 V and CL = 15 pF, the 74HC32D/AUJ exhibits a typical propagation delay of 6 ns with a maximum of 18 ns over the full −40 °C to +125 °C temperature range (Table 7, Dynamic characteristics). This value applies to both tPLH and tPHL transitions and is measured per gate with defined test conditions per Figure 4 and Table 8 of the official 74HC32D/AUJ datasheet.
Is 74HC32D/AUJ pin-compatible with other package variants like TSSOP or QFN?
No - while 74HC32D/AUJ (SO14/SOT108-1), 74HC32PW (TSSOP14), and 74HC32BQ (DHVQFN14) share identical logic functionality and pin numbering, their physical footprints, pad layouts, and thermal characteristics differ significantly. The 74HC32D/AUJ requires the SO14 land pattern per Figure 6; substitution with PW or BQ variants demands PCB redesign and requalification due to mechanical and thermal mismatch.
What is the operating temperature range certified for 74HC32D/AUJ?
The 74HC32D/AUJ is fully specified and tested over −40 °C to +125 °C, as confirmed in Table 1 (Ordering information) and Table 5 (Recommended operating conditions) of the Nexperia 74HC32D/AUJ datasheet (Rev. 10). This extended industrial grade rating supports deployment in engine compartments, factory-floor controllers, and outdoor infrastructure where ambient extremes exceed commercial-grade limits.
74HC32D/AUJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- OR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 15ns @ 6V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74HC32D/AUJ FAQ
1.How can I place an order for 74HC32D/AUJ through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC32D/AUJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC32D/AUJ reliable?
The price and inventory of 74HC32D/AUJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC32D/AUJ is usually 5 days.
3.What payment methods are accepted for 74HC32D/AUJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC32D/AUJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC32D/AUJ?
74HC32D/AUJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC32D/AUJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC32D/AUJ?
For technical support, including 74HC32D/AUJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC32D/AUJ requirements.
6.How does Aetrix verify that 74HC32D/AUJ is sourced from the original manufacturer or authorized distributors?
All 74HC32D/AUJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC32D/AUJ meets industry standards.
7.What is the process for return or replacement of 74HC32D/AUJ?
All 74HC32D/AUJ units undergo pre-shipment inspection (PSI). If there is an issue with 74HC32D/AUJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC32D/AUJ part is unused and in its original packaging.
Return procedure for 74HC32D/AUJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC32D/AUJ Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

