Nexperia USA Inc. 74HC367DB,118
- Part No.:
- 74HC367DB,118
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 16-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HC367DB,118.pdf
- Description:
- IC BUFFER NON-INVERT 6V 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC367DB,118 from Nexperia is a hex non-inverting 3-state buffer/line driver in SO16 (SOT109-1) package, operating from 2.0 V to 6.0 V supply, with CMOS-level inputs, ±35 mA output drive, and propagation delay as low as 8 ns at VCC = 6.0 V. It enables bidirectional bus isolation in digital logic systems such as industrial PLC I/O modules and microcontroller peripheral expansion interfaces.
For engineers reviewing the 74HC367DB,118 datasheet, 74HC367DB,118 pinout, 74HC367DB,118 application, or 74HC367DB,118 equivalent, key selection criteria include 3-state enable timing (ten ≤ 26 ns), input clamp diode support for overvoltage-tolerant interfacing, guaranteed operation from –40 °C to +125 °C, and SO16 package compatibility with legacy PCB footprints.
Technical Context
The device implements six independent non-inverting buffers, each with active-low 3-state enable control (1OE, 2OE). Outputs enter high-impedance OFF-state when either enable input is HIGH, allowing shared-bus contention-free operation. Input clamp diodes permit use of external current-limiting resistors for interfacing signals exceeding VCC.
It complies with JEDEC JESD7A (2.0–6.0 V) and JESD8C (2.7–3.6 V) standards, supports TTL-compatible input thresholds only in the 74HCT variant (not applicable here), and exhibits latch-up immunity >100 mA per JESD78 Class II Level B. Static and dynamic parameters are fully specified across –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered logic |
| Propagation delay (nA→nY) | 8 ns (typ) at VCC = 6.0 V, CL = 50 pF - enables high-speed data routing in 25 MHz+ buses |
| Output drive strength | ±35 mA - sufficient to directly drive multiple 74-series inputs or LED indicators without buffering |
| 3-state enable time (ten) | 13 ns (typ) at VCC = 6.0 V - ensures fast bus arbitration in multiplexed address/data paths |
| Input clamp diodes | Integrated - allows safe interface to voltages up to VCC + 0.5 V using series resistors |
| Operating temperature | –40 °C to +125 °C - qualified for under-hood industrial and automotive-adjacent applications |
| Power dissipation (Ptot) | 500 mW (SO16), derates 12.4 mW/K above 110 °C - defines thermal limits for sustained 6-buffer switching |
Pinout & Package
74HC367DB,118 uses the SOT109-1 (SO16) plastic small outline package: 16-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, JEDEC MS-012 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1OE, 2OE | Active-low 3-state enable inputs - control groups of three buffers each; HIGH forces outputs to high-Z |
| 2, 4, 6, 10, 12, 14 | 1A–6A | Buffer input terminals - accept CMOS-level signals; internally clamped to VCC/GND |
| 3, 5, 7, 9, 11, 13 | 1Y–6Y | Non-inverting buffered outputs - drive loads up to ±35 mA with rail-to-rail swing |
| 8 | GND | Ground reference - must be low-inductance connection to minimize switching noise coupling |
| 16 | VCC | Positive supply - requires local 100 nF ceramic decoupling within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (2.0–6.0 V) | Enables interoperability between 3.3 V microcontrollers and 5 V legacy peripherals without level shifters |
| CMOS-level input thresholds | VIH ≥ 3.15 V (VCC = 4.5 V) - ensures robust noise margin in noisy industrial environments |
| High-impedance 3-state outputs | ZOUT > 100 kΩ - prevents bus contention during multi-driver arbitration in shared-data-path designs |
| Input clamp diodes | Supports direct interface to 12 V sensor signals via 10 kΩ series resistor - eliminates need for external protection |
| Latch-up immunity | Exceeds 100 mA per JESD78 Class II Level B - guarantees reliability in ESD-prone factory automation settings |
Applications
| Industrial PLC I/O Expansion | Microcontroller Bus Isolation |
|---|---|
Use Scenario: Adding parallel digital I/O to an ARM Cortex-M4-based controller in a DIN-rail mounted PLC. IC Role / Device Role / Timing Role: Hex buffer isolates MCU GPIO bank from field-side 24 V digital inputs/outputs while enabling hot-swap-safe bus sharing. Use Value: 3-state control allows dynamic reconfiguration of I/O direction without hardware changes; ±35 mA drive supports direct relay coil driving. | Use Scenario: Interfacing an FPGA's general-purpose I/O bank to a legacy 5 V parallel EEPROM and ADC. IC Role / Device Role / Timing Role: Bidirectional bus buffer provides voltage translation and contention protection between 3.3 V FPGA and 5 V peripherals. Use Value: 8 ns propagation delay preserves setup/hold timing margins; SO16 footprint matches existing board layout. |
| Test Equipment Signal Routing | Automotive Diagnostic Interface |
Use Scenario: Multiplexing test signals from multiple DUTs onto a shared high-speed acquisition channel. IC Role / Device Role / Timing Role: 3-state enable pins allow software-selectable signal path routing without mechanical relays. Use Value: 13 ns enable time supports sub-100 ns channel switching; input clamps tolerate ±5 V transient injection during fault testing. | Use Scenario: Isolating a vehicle's CAN transceiver data lines from a diagnostic tool's 3.3 V UART interface. IC Role / Device Role / Timing Role: Logic-level translator and bus protector between microcontroller UART and external debug port. Use Value: –40 °C to +125 °C rating ensures operation near engine bay; SO16 package fits compact OBD-II connector modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC367D,118 | Same die, identical SO16 (SOT109-1) package and electrical specs - differs only in tape-and-reel packaging code | No functional difference; both rated –40 °C to +125 °C and share identical pinout/timing | Select 74HC367D,118 if standard reel quantity (2500 pcs) is required; 74HC367DB,118 is optimized for smaller-volume automated assembly |
| SN74HC367N | DIP-16 package, wider body (6.35 mm), through-hole mounting - no surface-mount compatibility | Suitable only for prototyping or legacy through-hole boards; lacks SO16 thermal performance and density | Choose only for breadboard evaluation or repair of legacy DIP-based systems; not recommended for new SMT designs |
Compared with 74HC367D,118, the DB variant offers identical functionality in the same SO16 footprint but with optimized tape configuration for pick-and-place machines; versus SN74HC367N, it delivers superior thermal management, higher density, and full SMT process compatibility at the cost of through-hole serviceability.
Availability
74HC367DB,118 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller bus isolation, and test equipment signal routing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC367DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions for industrial, automotive, and computing markets.
The 74HC367 belongs to Nexperia's HC-series high-speed CMOS logic family, designed specifically for robust, low-power, wide-supply digital interfacing in harsh-environment applications where reliability and thermal stability are critical.
FAQ
What is the maximum clock frequency supported by 74HC367DB,118?
The 74HC367DB,118 is not a clocked device-it has no internal clock and operates asynchronously. Its usable data rate depends on propagation delay (8 ns typ at VCC = 6.0 V) and system timing margins. For clean 50 pF bus loading, it reliably supports data transitions up to ~25 MHz in point-to-point configurations, assuming proper PCB layout and termination.
Can 74HC367DB,118 drive LEDs directly?
Yes-each output can source or sink up to ±35 mA, sufficient to drive standard 2 mA–20 mA indicator LEDs. Use a series current-limiting resistor calculated as R = (VCC − VF) / ILED; for a red LED (VF ≈ 1.8 V) at 10 mA with VCC = 5 V, R ≈ 320 Ω. Avoid simultaneous full-drive on all six outputs to stay within total Ptot limits.
Does 74HC367DB,118 support mixed-voltage operation (e.g., 3.3 V inputs with 5 V VCC)?
No-input voltage levels must remain within 0 V to VCC. Applying 3.3 V inputs to a 5 V-powered 74HC367DB,118 is valid (VIH min = 3.15 V at VCC = 4.5 V), but applying 5 V inputs to a 3.3 V-powered device violates absolute maximum ratings and risks damage. Always match input logic levels to the applied VCC.
Is there a pin-compatible 74HCT367 version in SO16 package?
Yes-74HCT367D,118 uses the identical SOT109-1 (SO16) package and pinout, but features TTL-compatible input thresholds (VIH = 2.0 V min at VCC = 4.5 V). This allows direct replacement where legacy 5 V TTL logic drives the inputs, though DC and AC performance (e.g., tpd = 14 ns typ) differs slightly from the HC variant.
74HC367DB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 2, 4 (Hex)
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
74HC367DB,118 FAQ
1.How can I place an order for 74HC367DB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC367DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC367DB,118 reliable?
The price and inventory of 74HC367DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC367DB,118 is usually 5 days.
3.What payment methods are accepted for 74HC367DB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC367DB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC367DB,118?
74HC367DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC367DB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC367DB,118?
For technical support, including 74HC367DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC367DB,118 requirements.
6.How does Aetrix verify that 74HC367DB,118 is sourced from the original manufacturer or authorized distributors?
All 74HC367DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC367DB,118 meets industry standards.
7.What is the process for return or replacement of 74HC367DB,118?
All 74HC367DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC367DB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC367DB,118 part is unused and in its original packaging.
Return procedure for 74HC367DB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC367DB,118 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

