Nexperia USA Inc. 74HC374DB,112
- Part No.:
- 74HC374DB,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 20-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74HC374DB,112.pdf
- Description:
- IC FF D-TYPE SNGL 8BIT 20SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC374DB,112 from Nexperia is an octal positive-edge-triggered D-type flip-flop with 3-state outputs in SO20 (SOT163-1) package, operating from 2.0 V to 6.0 V supply, featuring 8-bit synchronous data latching, common output enable (active LOW), and guaranteed operation from −40 °C to +125 °C - used for bus interface buffering and data synchronization in industrial control logic.
For engineers reviewing the 74HC374DB,112 datasheet, 74HC374DB,112 pinout, 74HC374DB,112 application, or 74HC374DB,112 equivalent, this page delivers verified functional behavior, timing constraints (e.g., 15 ns typical tpd at 4.5 V), 3-state control semantics, and direct substitution guidance against industry-standard 74HC/74HCT family alternatives.
Technical Context
This device implements eight independent D-type flip-flops sharing a single rising-edge clock (CP) and a global active-LOW output enable (OE). Each flip-flop captures Dn input state on the LOW-to-HIGH CP transition, meeting set-up (12 ns min at 4.5 V) and hold (5 ns min) requirements. OE operates asynchronously and does not affect internal register state.
The 3-state outputs support bidirectional bus driving with high-impedance OFF-state (IOZ ≤ ±10 μA at VCC = 6.0 V), while clamp diodes on all inputs permit safe interfacing to voltages exceeding VCC when used with current-limiting resistors. It complies with JEDEC JESD7A (2.0–6.0 V) and JESD8C (2.7–3.6 V) standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC CMOS - TTL-compatible input thresholds not required; operates down to 2.0 V supply. |
| Supply Voltage Range | 2.0 V to 6.0 V - enables interoperability across 3.3 V and 5 V systems without level shifters. |
| Propagation Delay (tpd) | 15 ns typical at VCC = 4.5 V, CL = 15 pF - determines maximum synchronous data throughput in register chains. |
| Set-up / Hold Time | 12 ns / 5 ns minimum at VCC = 4.5 V - defines minimum data stability window before and after clock edge. |
| 3-State Enable/Disable Time | 16 ns / 18 ns typical (ten/tdis) at VCC = 4.5 V - critical for glitch-free bus arbitration in shared-data-path designs. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood industrial and extended-temperature embedded applications. |
| Input Clamping Current | ±20 mA - allows robust overvoltage tolerance on D/OE/CP pins when used with series resistors. |
Pinout & Package
74HC374DB,112 uses the SO20 plastic small outline package (SOT163-1), 20-pin, 7.5 mm body width, with standard 1.27 mm pitch. Pin 1 is index-marked; pin 10 = GND; pin 20 = VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE | Active-LOW output enable - drives all Qn outputs to high-impedance when HIGH; no effect on internal register state. |
| 2–9, 12–19 | Q0–Q7 | Non-inverting registered outputs - reflect stored Dn values only when OE is LOW and after CP edge propagation delay. |
| 3, 4, 7, 8, 13, 14, 17, 18 | D0–D7 | Data inputs - sampled synchronously on rising CP edge; require valid setup/hold timing relative to CP. |
| 11 | CP | Clock pulse input - positive-edge-triggered; initiates simultaneous capture of all eight D inputs. |
| 10 | GND | Ground reference - return path for all internal logic and output currents; must be low-impedance. |
| 20 | VCC | Supply voltage - powers internal logic and output drivers; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Octal 3-state bus interface | Enables time-multiplexed sharing of a single data bus among multiple devices without contention. |
| Independent register & buffer control | OE toggles output impedance without altering stored data - supports transparent latch-and-hold sequences. |
| Wide supply range (2.0–6.0 V) | Eliminates need for separate voltage translators in mixed-supply systems (e.g., 3.3 V logic controlling 5 V peripherals). |
| High noise immunity | CMOS input structure provides >40 % VCC noise margin at 4.5 V - resists EMI in electrically noisy industrial environments. |
| JEDEC-compliant latch-up immunity | Exceeds 100 mA per JESD78 Class II Level B - ensures robustness against transient ground bounce or supply glitches. |
Applications
| Industrial PLC I/O Expansion | Microcontroller Bus Interface |
|---|---|
|
Use Scenario: Expanding GPIO count of a Cortex-M4-based controller to drive 8-channel relay bank via shared parallel bus. IC Role / Device Role / Timing Role: Synchronous data latch holding command bytes until next CP edge; OE coordinated with address decoder to isolate bus during write cycles. Use Value: Enables deterministic 8-bit parallel writes with <15 ns output validity after CP, eliminating software bit-banging overhead. |
Use Scenario: Isolating ADC result bus from microcontroller during conversion to prevent read corruption. IC Role / Device Role / Timing Role: Transparent latch capturing 8-bit ADC output on CP edge; OE asserted during conversion, released post-conversion for safe read. Use Value: Guarantees stable, glitch-free data sampling with 5 ns hold margin - prevents metastability in high-speed acquisition systems. |
| Legacy Parallel Printer Interface | Test Equipment Data Capture |
|
Use Scenario: Buffering Centronics-style parallel printer handshake signals (STROBE, ACK) and 8-bit data lines. IC Role / Device Role / Timing Role: Edge-triggered storage of print data byte; OE synchronized with STROBE to present data only during valid windows. Use Value: Meets IEEE 1284 timing with 12 ns set-up margin - ensures reliable data capture even with marginal cable skew. |
Use Scenario: Capturing real-time sensor data streams from 8-channel analog front-end for oscilloscope-style display. IC Role / Device Role / Timing Role: High-speed parallel latch freezing simultaneous samples; CP driven by precision timing generator at up to 24 MHz. Use Value: Supports 24 MHz maximum clock rate at 4.5 V - enables 41.7 ns sample intervals for basic waveform reconstruction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT374DB,112 | TTL-compatible inputs (VIH = 2.0 V min); identical pinout, timing, and 3-state behavior. | Required when interfacing legacy 5 V TTL logic without level shifters; same SO20 package. | Select when driving from 5 V TTL sources; otherwise 74HC374DB,112 offers wider VCC flexibility. |
| SN74HC374N | Dual-in-line (DIP-20) package; identical electrical specs but through-hole mounting and higher parasitic capacitance. | Suitable for prototyping or legacy board repair where SO20 footprint is unavailable. | Choose for breadboard evaluation or hand-soldered assemblies; avoid for high-frequency or space-constrained layouts. |
Compared with 74HCT374DB,112, the 74HC374DB,112 provides broader supply compatibility (2.0–6.0 V vs. 4.5–5.5 V), while SN74HC374N trades surface-mount efficiency for mechanical accessibility - making the original optimal for modern 3.3/5 V mixed-signal PCBs requiring SO20 density and thermal performance.
Availability
74HC374DB,112 is available at Aetrix Electronics and suitable for industrial automation, test equipment, and embedded microcontroller peripheral expansion requiring stable component supply across extended temperature ranges.
Supply support for 74HC374DB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with global R&D and manufacturing infrastructure focused on reliability and scalability.
The 74HC374 belongs to Nexperia's standard logic portfolio designed for robust, low-power digital interfacing in industrial, automotive (non-safety), and consumer applications - emphasizing pin compatibility, wide voltage operation, and JEDEC compliance.
FAQ
What is the maximum clock frequency supported by 74HC374DB,112 at 5.0 V?
At VCC = 5.0 V with CL = 15 pF, the 74HC374DB,112 achieves a maximum clock frequency of 77 MHz, as specified in Table 7 of the datasheet. This value assumes ideal signal integrity and load conditions; real-world operation may be limited by PCB trace inductance and capacitive loading.
Can OE be toggled while CP is active without corrupting stored data?
Yes - OE is fully asynchronous and has no effect on the internal flip-flop states. Data remains latched regardless of OE transitions, enabling dynamic bus arbitration without risk of register overwrite or metastability.
Is 74HC374DB,112 rated for automotive applications?
No - this part is not AEC-Q100 qualified. It is specified for industrial temperature range (−40 °C to +125 °C) but lacks automotive-specific stress testing, failure analysis, and traceability documentation required for automotive use.
How does input clamping diode protection work in practice?
Each input features integrated clamp diodes to VCC and GND. When interfacing to signals exceeding VCC (e.g., 12 V sensor outputs), a series current-limiting resistor restricts diode conduction to ≤20 mA, preventing damage while allowing safe level translation without external components.
74HC374DB,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 20-SSOP (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Tri-State, Non-Inverted
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Clock Frequency:
- 83 MHz
- Max Propagation Delay @ V, Max CL:
- 28ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SSOP
74HC374DB,112 FAQ
1.How can I place an order for 74HC374DB,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC374DB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC374DB,112 reliable?
The price and inventory of 74HC374DB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC374DB,112 is usually 5 days.
3.What payment methods are accepted for 74HC374DB,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC374DB,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC374DB,112?
74HC374DB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC374DB,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC374DB,112?
For technical support, including 74HC374DB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC374DB,112 requirements.
6.How does Aetrix verify that 74HC374DB,112 is sourced from the original manufacturer or authorized distributors?
All 74HC374DB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC374DB,112 meets industry standards.
7.What is the process for return or replacement of 74HC374DB,112?
All 74HC374DB,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC374DB,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC374DB,112 part is unused and in its original packaging.
Return procedure for 74HC374DB,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC374DB,112 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

