Nexperia USA Inc. 74HC4002D,652
- Part No.:
- 74HC4002D,652
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC4002D,652.pdf
- Description:
- IC GATE NOR 2CH 4-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,236
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC4002D,652 from Nexperia is a dual 4-input CMOS NOR gate in SO14 package, operating from 2.0 V to 6.0 V supply, with propagation delay as low as 9 ns at VCC = 5.0 V and CL = 15 pF, high noise immunity, and guaranteed operation from −40 °C to +125 °C - used for combinational logic synthesis in industrial control sequencers and power management state machines.
For engineers reviewing the 74HC4002D,652 datasheet, 74HC4002D,652 pinout, 74HC4002D,652 application, or 74HC4002D,652 equivalent, key selection criteria include input voltage thresholds (VIH = 3.15 V min at VCC = 4.5 V), output drive capability (IO = ±4.0 mA), thermal derating (10.1 mW/K above 100 °C), and dual-gate functional independence for compact logic partitioning.
Technical Context
The 74HC4002D implements two independent 4-input NOR gates using standard CMOS silicon technology, with inputs featuring integrated clamp diodes enabling safe interfacing to voltages exceeding VCC when used with current-limiting resistors. Each gate exhibits symmetrical HIGH/LOW output voltage specs and defined transition times under 50 pF load.
Its logic behavior follows strict Boolean NOR truth table: output is HIGH only when all four inputs are LOW; any HIGH input forces output LOW. Static characteristics are specified across three temperature ranges, and dynamic performance includes tpd (propagation delay) and tt (transition time) measured per JEDEC test conditions with CL = 50 pF and VM = 0.5×VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered designs down to 2 V. |
| Propagation Delay (tpd) | 9 ns typ at VCC = 5.0 V, CL = 15 pF - enables timing-critical glue logic in sub-100 MHz digital control paths. |
| Output Drive (IO) | ±4.0 mA at VCC = 4.5 V - sufficient to directly drive multiple 74HC-series inputs without fanout buffering. |
| Input Thresholds (VIH/VIL) | VIH = 3.15 V min, VIL = 1.35 V max at VCC = 4.5 V - ensures robust noise margin (>1.3 V) in noisy industrial environments. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive ancillary modules and industrial motor drives. |
| Power Dissipation (Ptot) | 500 mW max at T ≤ 100 °C (SO14), derates 10.1 mW/K above - defines thermal design margin for PCB layout and airflow planning. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - reduces handling sensitivity and improves assembly yield in unshielded production lines. |
Pinout & Package
74HC4002D,652 is housed in SOT108-1 (SO14), a plastic small outline package with 14 leads and 3.9 mm body width, optimized for automated surface-mount assembly and thermal reliability in reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | 1Y, 2Y | Independent NOR gate outputs - each drives one logic stage; no internal connection between outputs. |
| 2–5 | 1A, 1B, 1C, 1D | First NOR gate inputs - all four must be LOW for output 1Y to go HIGH; clamped for overvoltage tolerance. |
| 6, 8 | n.c. | No-connect pins - must remain unconnected; not internally bonded or electrically active. |
| 7 | GND | Ground reference for all inputs/outputs - requires low-impedance PCB plane connection to minimize switching noise coupling. |
| 9–12 | 2A, 2B, 2C, 2D | Second NOR gate inputs - functionally identical and electrically isolated from first gate inputs. |
| 14 | VCC | Positive supply rail - decoupling capacitor (100 nF ceramic) required within 5 mm of this pin for stable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range | 2.0 V to 6.0 V operation - eliminates need for level shifters when interfacing with 3.3 V microcontrollers and 5 V legacy peripherals. |
| Clamp diode inputs | Integrated input clamping - allows direct connection to 12 V sensor signals via series resistor, reducing external protection components. |
| Latch-up immunity | Exceeds 100 mA per JESD78 Class II Level B - prevents destructive latch-up during transient overvoltage events in motor drive feedback paths. |
| High noise immunity | Typical noise margin >1.3 V at VCC = 4.5 V - maintains logic integrity in electrically noisy PLC backplanes and relay coil switching zones. |
| Extended temperature grade | −40 °C to +125 °C operation - certified for use in sealed enclosures without forced cooling, such as solar inverter control boards. |
Applications
| Industrial Sequencer Logic | Power Supply Enable Control |
|---|---|
|
Use Scenario: Generating enable/disable signals for multiple DC-DC converters based on system fault status and mode select inputs. IC Role / Device Role / Timing Role: Dual NOR gate implements OR-NOT logic to assert global disable when any fault line (overtemp, overcurrent, UVLO) goes HIGH. Use Value: Eliminates need for discrete transistor inverters and pull-up networks, reducing BOM count by 6+ components per channel while maintaining <15 ns response latency. |
Use Scenario: Coordinating startup sequencing of FPGA, memory, and analog subsystems in embedded instrumentation. IC Role / Device Role / Timing Role: One gate combines reset and configuration-done signals to gate power-on reset; second gate validates voltage monitor outputs before releasing hold-off. Use Value: Ensures deterministic power-up order without microcontroller intervention, meeting IEC 61000-4-2 immunity requirements via inherent CMOS noise rejection. |
| Motor Driver Safety Interlock | Legacy System Bus Arbitration |
|
Use Scenario: Validating emergency stop, thermal shutdown, and direction lock signals before enabling H-bridge gate drivers. IC Role / Device Role / Timing Role: Each NOR gate monitors four independent safety inputs; output feeds AND logic that disables PWM generation if any input asserts. Use Value: Provides hardware-level fail-safe path independent of firmware, satisfying SIL-2 functional safety decomposition requirements for Category 3 architectures. |
Use Scenario: Resolving bus contention between microcontroller, EEPROM, and ADC on shared 8-bit data/address bus in retro-designed test equipment. IC Role / Device Role / Timing Role: NOR gates decode chip-select strobes and generate gated read/write enables with precise setup/hold timing relative to clock edges. Use Value: Enables cycle-accurate bus timing without programmable logic, supporting 20 MHz bus operation with <10 ns skew between peripheral enable edges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC4002PW,118 | TSSOP14 package (SOT402-1), 4.4 mm body width, 7.3 mW/K thermal derating above 81 °C | Better board density but lower thermal mass; requires tighter reflow profile control | Select for space-constrained PCBs where thermal dissipation is managed via copper pour and airflow |
| SN74HC4002N | PDIP-14 package, through-hole mounting, rated −40 °C to +85 °C only | Not qualified for extended temperature operation; lacks clamp diodes on inputs | Acceptable only for lab prototypes or non-industrial commercial equipment with ambient cooling |
Compared with 74HC4002D,652, the TSSOP variant offers smaller footprint but reduced thermal headroom, while the PDIP version sacrifices industrial temperature range and input overvoltage protection - making the SO14 version optimal for production-grade embedded systems requiring reliability and manufacturability.
Availability
74HC4002D,652 is available at Aetrix Electronics and suitable for industrial motor control, power supply sequencing, and safety interlock circuits requiring stable component supply across long product lifecycles and multi-tier manufacturing programs.
Supply support for 74HC4002D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with global R&D and manufacturing infrastructure focused on automotive, industrial, and consumer applications.
The 74HC4002 belongs to Nexperia's 74HC high-speed CMOS logic family, designed for low-power, noise-immune digital interfacing and glue logic in harsh-environment systems where reliability and consistent timing are critical.
FAQ
What is the maximum clock frequency supported by the 74HC4002D,652?
The 74HC4002D,652 is a combinational logic device with no internal clock; its usable switching frequency depends on propagation delay and system loading. With typical tpd = 9 ns at VCC = 5.0 V and CL = 15 pF, it supports reliable operation up to ~35 MHz in feedback-free logic paths, assuming clean signal edges and proper termination.
Can the 74HC4002D,652 interface directly with 3.3 V microcontrollers?
Yes - at VCC = 3.3 V, VIH is guaranteed ≥2.1 V and VIL ≤1.35 V, providing >0.95 V noise margin. Its CMOS inputs draw negligible current (<1 μA), eliminating level-shifter requirements when driven by 3.3 V GPIOs, provided VCC is set to 3.3 V.
Are pins 6 and 8 truly unused, or can they be grounded?
Pins 6 and 8 are designated "n.c." (no connect) in the official pin description and functional diagram. They are not bonded internally and must remain unconnected - grounding them may cause unpredictable leakage paths or violate package mechanical integrity during reflow.
Does the 74HC4002D,652 support mixed-voltage operation (e.g., 5 V VCC with 3.3 V inputs)?
No - all inputs must remain within GND to VCC. However, the integrated input clamp diodes allow safe interfacing to voltages > VCC when used with external current-limiting resistors (e.g., 5 V inputs into 3.3 V-powered device), per datasheet Section 1 General Description.
74HC4002D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 4
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 17ns @ 6V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74HC4002D,652 FAQ
1.How can I place an order for 74HC4002D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC4002D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC4002D,652 reliable?
The price and inventory of 74HC4002D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC4002D,652 is usually 5 days.
3.What payment methods are accepted for 74HC4002D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC4002D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC4002D,652?
74HC4002D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC4002D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC4002D,652?
For technical support, including 74HC4002D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC4002D,652 requirements.
6.How does Aetrix verify that 74HC4002D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC4002D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC4002D,652 meets industry standards.
7.What is the process for return or replacement of 74HC4002D,652?
All 74HC4002D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC4002D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC4002D,652 part is unused and in its original packaging.
Return procedure for 74HC4002D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC4002D,652 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

