NXP Semiconductors 74HC4046AD/AUJ
- Part No.:
- 74HC4046AD/AUJ
- Manufacturer:
- NXP Semiconductors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC4046AD/AUJ.pdf
- Description:
- IC PHASE LOCK LOOP 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC4046AD/AUJ from Nexperia is a high-speed CMOS phase-locked loop (PLL) IC with integrated linear voltage-controlled oscillator (VCO) and three selectable phase comparators (EXOR, edge-triggered J-K, and RS flip-flop). It operates from 3.0 V to 6.0 V (VCO section), delivers up to 17 MHz center frequency at VCC = 4.5 V, and supports FM demodulation, frequency synthesis, and motor-speed control.
For engineers reviewing the 74HC4046AD/AUJ datasheet, 74HC4046AD/AUJ pinout, 74HC4046AD/AUJ application, or 74HC4046AD/AUJ equivalent, this device offers verified VCO linearity, low temperature drift (0.15 %/K), zero-voltage offset buffering, and dual-section supply flexibility (2.0–6.0 V digital / 3.0–6.0 V VCO) for precision analog-digital PLL design.
Technical Context
The 74HC4046AD/AUJ implements a second-order PLL using external passive R-C networks (R1/R2 + C1) for VCO tuning and low-pass filtering. Its VCO achieves excellent linearity via linear op-amp techniques and provides a demodulator output (DEM_OUT) that mirrors VCO_IN voltage without threshold drop-enabling accurate feedback without level-shifting.
All three phase comparators share a common signal input amplifier and comparator input. PC1 requires 50 % duty-cycle inputs for maximum lock range; PC2 functions as an up-down frequency/phase detector with 3-state output and lock-indicating PCP_OUT; PC3 uses positive-edge-triggered RS logic and yields higher ripple but wider phase sensitivity (0°–360°).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Center Frequency | 17 MHz typical at VCC = 4.5 V - sets usable PLL bandwidth for FM demodulation and tone decoding |
| VCO Supply Range | 3.0 V to 6.0 V - enables independent biasing from digital section (2.0–6.0 V) |
| VCO Linearity | 0.4 % relative frequency variation (R1 = 100 kΩ, C1 = 100 pF) - ensures stable frequency-to-voltage mapping in V/f converters |
| Temp Drift | 0.15 %/K at VCC = 4.5 V - minimizes center-frequency shift across industrial temperature range (−40 °C to +125 °C) |
| Phase Comparator Options | PC1 (XOR), PC2 (edge-triggered J-K), PC3 (edge-triggered RS) - selectable per application noise tolerance and lock-range requirements |
| DEM_OUT Accuracy | ±20 mV offset at VCC = 4.5 V - preserves fidelity of VCO control voltage for closed-loop stability |
| Propagation Delay | 23 ns typical (PC1, VCC = 4.5 V) - supports fast acquisition in data synchronization applications |
Pinout & Package
74HC4046AD/AUJ is supplied in SO16 (SOT109-1) plastic small outline package, 16-pin, 3.9 mm body width, JEDEC-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (PCP_OUT) | Phase comparator pulse output | Active-HIGH lock indicator when using PC2; used for status monitoring without additional logic |
| 2 (PC1_OUT) | Phase comparator 1 output | XOR result; average DC level proportional to phase error - feeds low-pass filter to VCO_IN |
| 3 (COMP_IN) | Comparator input | Reference signal path for all three comparators; accepts DC- or AC-coupled inputs |
| 4 (VCO_OUT) | VCO output | 50 % duty cycle square wave (±1 % deviation); directly connectable to COMP_IN or external divider |
| 5 (INH) | Inhibit input | Active-HIGH disables VCO and DEM_OUT to reduce standby current (<160 μA) |
| 6 (C1A), 7 (C1B) | VCO capacitor terminals | Differential connection point for timing capacitor C1 (40 pF to no limit); defines VCO frequency range |
| 8 (GND) | Ground reference | 0 V return for all sections; must be low-impedance for VCO stability and comparator accuracy |
| 9 (VCO_IN) | VCO control input | Analog voltage (1.1–3.4 V at VCC = 4.5 V) that linearly sets oscillation frequency |
| 10 (DEM_OUT) | Demodulator output | Buffered replica of VCO_IN - eliminates level-shift error for precise feedback |
| 11 (R1), 12 (R2) | VCO resistor terminals | External resistors set VCO gain and offset; parallel R1||R2 > 2.7 kΩ required |
| 13 (PC2_OUT) | Phase comparator 2 output | 3-state up/down current source - drives low-pass filter with minimal power dissipation |
| 14 (SIG_IN) | Signal input | Self-biasing amplifier input; accepts small AC signals (15 mVp-p @ 1 MHz) or large DC-coupled signals |
| 15 (PC3_OUT) | Phase comparator 3 output | RS flip-flop output; provides full 360° phase response with higher ripple than PC2 |
| 16 (VCC) | Supply voltage | Primary power rail; powers digital logic (2.0–6.0 V) and VCO (3.0–6.0 V) sections |
Key Features
| Feature | Design Value |
|---|---|
| VCO-Inhibit control | Reduces standby current to <160 μA by disabling VCO and DEM_OUT when INH = HIGH |
| Three-phase comparator selection | Enables trade-off between noise immunity (PC2), harmonic locking (PC1), and wide phase range (PC3) |
| Zero-voltage-offset buffering | DEM_OUT exactly tracks VCO_IN - eliminates 0.7 V diode-drop error in traditional VCO feedback paths |
| Low frequency drift | 0.15 %/K tempco and <0.4 % supply-induced variation ensure stable center frequency over operating conditions |
| High-input-impedance VCO | RIN > 150 kΩ at VCC = 6.0 V - simplifies low-pass filter design with wide R/C selection |
Applications
| FM Modulation/Demodulation | Frequency Synthesis |
|---|---|
Use Scenario: Recovering audio from broadcast FM signals or generating modulated carrier in low-power transmitters. IC Role / Device Role / Timing Role: PLL acts as demodulator core; VCO locks to incoming carrier, PC2 extracts baseband via DEM_OUT. Use Value: ±20 mV DEM_OUT offset and 0.15 %/K drift enable high-fidelity audio recovery across temperature. | Use Scenario: Generating precise clock multiples (e.g., 10× or 100×) from a stable crystal reference in communication ICs. IC Role / Device Role / Timing Role: 74HC4046AD/AUJ serves as integer-N synthesizer front-end; VCO output divided and compared to reference. Use Value: 17 MHz max center frequency and PC2's frequency detection support multi-MHz output generation with fast lock. |
| Tone Decoding | Motor-Speed Control |
Use Scenario: Detecting DTMF or sub-audible tones in security systems or telephony interfaces. IC Role / Device Role / Timing Role: PLL configured with narrow-band low-pass filter locks only to specific tone frequencies; PCP_OUT flags lock. Use Value: PC2's frequency/phase detection and PCP_OUT lock indication eliminate need for external microcontroller polling. | Use Scenario: Closed-loop speed regulation of DC motors using back-EMF frequency feedback. IC Role / Device Role / Timing Role: VCO converts motor RPM (via tachometer signal) into proportional control voltage applied to PWM driver. Use Value: Linear VCO response (0.4 % variation) and 50 % duty-cycle output ensure repeatable, jitter-free motor torque control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar phase-locked loop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4046BE | CMOS-compatible but slower (max ~5 MHz center freq), higher VCO tempco (>0.5 %/K), no DEM_OUT voltage replication | Suitable for cost-sensitive, low-frequency (<2 MHz) designs where precision VCO linearity is not critical | Select when legacy compatibility or ultra-low static current (<1 μA) outweighs speed and linearity needs |
| SN74LV4046A | Lower voltage operation (1.65–5.5 V), reduced propagation delay (14 ns typ), but no PC3 and limited VCO range (≤12 MHz at 5 V) | Better for 3.3 V systems with tight timing budgets; lacks RS-type comparator for wide-phase applications | Choose for modern low-voltage embedded systems requiring faster acquisition, accepting narrower comparator choice |
Compared with CD4046BE and SN74LV4046A, the 74HC4046AD/AUJ uniquely combines 17 MHz capability, DEM_OUT voltage mirroring, and three-phase comparator flexibility-making it optimal for high-fidelity FM demodulation and precision V/f conversion where linearity and lock reliability are critical.
Availability
74HC4046AD/AUJ is available at Aetrix Electronics and suitable for FM demodulation, frequency synthesis, and motor-speed control applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature.
Supply support for 74HC4046AD/AUJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74HC4046AD/AUJ belongs to Nexperia's HC logic family, engineered for high-speed, low-power phase-locked loop applications demanding precision VCO linearity, robust noise immunity, and flexible comparator architecture.
FAQ
What is the maximum center frequency achievable with the 74HC4046AD/AUJ?
The 74HC4046AD/AUJ achieves a typical center frequency of 17 MHz at VCC = 4.5 V with R1 = 3 kΩ, R2 = open, and C1 = 40 pF. At VCC = 6.0 V, the center frequency increases to 21 MHz under identical conditions. These values are measured and specified in Nexperia's official datasheet Rev. 7 (May 2024), Table 7.
How does the DEM_OUT pin function in the 74HC4046AD/AUJ?
The DEM_OUT pin on the 74HC4046AD/AUJ provides a buffered, unity-gain replica of the VCO_IN voltage-unlike conventional VCOs whose demodulator output drops by one threshold voltage. This zero-offset behavior (±20 mV max at VCC = 4.5 V) ensures accurate feedback in closed-loop configurations. A series resistor (50–300 kΩ) must be added from DEM_OUT to GND if used; otherwise, it should remain open.
Which phase comparator should I use for noisy input signals with the 74HC4046AD/AUJ?
For noisy input signals, Phase Comparator 1 (PC1) is recommended in the 74HC4046AD/AUJ because its XOR architecture maintains lock even with significant input jitter or harmonics near the VCO center frequency. PC1's capture range can match its lock range when paired with an optimized low-pass filter, making it more robust than PC2 or PC3 under high-noise conditions.
Can the 74HC4046AD/AUJ operate with separate supplies for its digital and VCO sections?
No-the 74HC4046AD/AUJ has a single VCC pin (pin 16) powering both digital logic (operable from 2.0 V to 6.0 V) and the VCO section (requiring 3.0 V to 6.0 V). While the sections have different minimum voltage thresholds, they share the same supply rail. The VCO will not function below 3.0 V, even if the digital inputs remain valid down to 2.0 V.
What external components are mandatory for basic VCO operation in the 74HC4046AD/AUJ?
For basic VCO operation, the 74HC4046AD/AUJ requires one external capacitor (C1, 40 pF minimum) connected between pins C1A (6) and C1B (7), and one external resistor (R1, 3 kΩ to 300 kΩ) connected between pin R1 (11) and GND (8). R2 (pin 12) is optional and used only when a frequency offset is needed. The parallel value of R1 and R2 must exceed 2.7 kΩ per datasheet guidance.
74HC4046AD/AUJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Phase Lock Loop (PLL)
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:3
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 21MHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 3V ~ 6V
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SO
74HC4046AD/AUJ FAQ
1.How can I place an order for 74HC4046AD/AUJ through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC4046AD/AUJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC4046AD/AUJ reliable?
The price and inventory of 74HC4046AD/AUJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC4046AD/AUJ is usually 5 days.
3.What payment methods are accepted for 74HC4046AD/AUJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC4046AD/AUJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC4046AD/AUJ?
74HC4046AD/AUJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC4046AD/AUJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC4046AD/AUJ?
For technical support, including 74HC4046AD/AUJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC4046AD/AUJ requirements.
6.How does Aetrix verify that 74HC4046AD/AUJ is sourced from the original manufacturer or authorized distributors?
All 74HC4046AD/AUJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC4046AD/AUJ meets industry standards.
7.What is the process for return or replacement of 74HC4046AD/AUJ?
All 74HC4046AD/AUJ units undergo pre-shipment inspection (PSI). If there is an issue with 74HC4046AD/AUJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC4046AD/AUJ part is unused and in its original packaging.
Return procedure for 74HC4046AD/AUJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC4046AD/AUJ Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

