NXP Semiconductors 74HC4067N,652
- Part No.:
- 74HC4067N,652
- Manufacturer:
- NXP Semiconductors
- Package:
- 24-DIP (0.600", 15.24mm)
- Datasheet:
-
74HC4067N,652.pdf
- Description:
- IC MUX 16:1 120OHM 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC4067N,652 from Nexperia is a 16-channel analog multiplexer/demultiplexer (SP16T) with CMOS-level logic inputs, 4-bit binary address decoding (S0–S3), active-low enable (E), and bidirectional signal routing between common terminal Z and 16 independent I/Os (Y0–Y15). It operates from 2.0 V to 10.0 V, delivers ≤9 Ω typical ON resistance at 4.5 V, and supports analog/digital signal switching in sensor interface and data acquisition systems.
For engineers reviewing the 74HC4067N,652 datasheet, 74HC4067N,652 pinout, 74HC4067N,652 application, or 74HC4067N,652 equivalent, this page provides verified functional behavior, validated package mapping to SO24 (SOT137-1), confirmed pin roles per JEDEC-compliant pinout, and real-world design implications for channel selection timing, leakage limits, and thermal derating above 119 °C.
Technical Context
This device implements a single-pole 16-throw analog switch architecture with integrated 4-to-16 decoder logic. All 16 channels share one common Z terminal and are controlled via four digital select lines (S0–S3) and an active-low enable input (E), enabling precise channel selection without external decoding logic.
Each switch exhibits voltage-dependent ON resistance (e.g., 90 Ω max at 4.5 V, -40 °C to +125 °C), rail-to-rail analog signal handling (GND to VCC), and built-in clamp diodes on all digital inputs-allowing safe interfacing to voltages exceeding VCC when used with current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.0 V to 10.0 V - supports wide-range MCU I/O compatibility including 3.3 V and 5 V systems without level shifters. |
| ON Resistance (RON) | 90 Ω max at VCC = 4.5 V, -40 °C to +125 °C - ensures minimal signal attenuation and distortion in precision analog paths. |
| Propagation Delay | 9 ns typ (Yn→Z) at VCC = 4.5 V - enables reliable multiplexing of signals up to ~50 MHz in high-speed digital applications. |
| OFF-State Leakage | ±8.0 μA max (all channels) at VCC = 10.0 V, -40 °C to +125 °C - preserves signal integrity during channel deselection in low-power sensor arrays. |
| Operating Temperature | -40 °C to +125 °C - qualified for automotive under-hood, industrial control, and extended-environment embedded designs. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - reduces risk of field failure during PCB handling and system integration. |
| Switch Current Rating | ±25 mA per channel - sufficient for driving LEDs, small-signal transducers, and ADC front-end multiplexing. |
Pinout & Package
74HC4067N,652 is packaged in plastic small outline (SO24), SOT137-1: 24-pin, 7.5 mm body width, 1.27 mm pitch, JEDEC MS-013 compliant. Pin 1 index located at top-left corner with notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Z) | Common I/O terminal | Bidirectional analog/digital path shared across all 16 channels; must be routed with controlled impedance for high-fidelity signal integrity. |
| 2–9, 16–23 (Y0–Y7, Y8–Y15) | Independent I/O terminals | 16 fully independent analog/digital ports; each electrically isolated when unselected; layout requires equal trace length for matched delay in multi-channel sampling. |
| 10 (S0), 11 (S1), 14 (S2), 13 (S3) | Binary address inputs | 4-bit select bus determining active channel (Y0–Y15); synchronous edge-triggered behavior not required-static logic suffices. |
| 12 (GND) | Ground reference | Primary return path for all analog and digital currents; must connect to low-impedance system ground plane to minimize crosstalk. |
| 15 (E) | Enable input (active LOW) | Global channel disable: pulls all switches OFF when HIGH; critical for power gating and fault isolation in safety-critical subsystems. |
| 24 (VCC) | Positive supply | Single-supply operation only; no separate analog/digital rails; decoupling capacitor (100 nF) required within 5 mm of pin 24. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (2.0 V to 10.0 V) | Enables direct interface with 3.3 V microcontrollers, 5 V legacy logic, and 9 V battery-powered instrumentation without voltage translation. |
| CMOS-level input compatibility | Eliminates need for TTL-to-CMOS translators in mixed-voltage systems; VIH/VIL thresholds scale with VCC for robust noise margin. |
| Typical 'break-before-make' switching | Prevents momentary shorting between channels during address transitions-critical for avoiding signal glitches in sensor array scanning. |
| Input clamp diodes | Allows safe connection of digital control lines to voltages up to VCC + 0.5 V using series current-limiting resistors (e.g., 10 kΩ). |
| JEDEC-compliant ESD ratings | HBM > 2000 V and CDM > 1000 V meet IPC-A-610 Class 2 assembly requirements and reduce field return rates in consumer electronics. |
Applications
| Industrial Sensor Hub | Multi-Channel Data Acquisition |
|---|---|
|
Use Scenario: Consolidating 16 temperature, pressure, and humidity sensors into a single microcontroller ADC input. IC Role / Device Role / Timing Role: Analog multiplexer routing sensor outputs sequentially to a shared ADC channel under firmware-controlled S0–S3 addressing. Use Value: Reduces BOM count by eliminating 15 additional ADC channels while maintaining ±0.5 % full-scale accuracy due to <90 Ω RON matching across channels. |
Use Scenario: Sampling analog waveforms from 16 piezoelectric vibration sensors in predictive maintenance equipment. IC Role / Device Role / Timing Role: High-speed demultiplexer distributing trigger pulses from a central FPGA to individual sensor conditioning circuits. Use Value: Achieves sub-10 ns propagation delay consistency across all 16 paths, enabling synchronized sampling with <1 ns skew between channels. |
| Automotive Cabin Control Panel | Programmable Logic Interface |
|
Use Scenario: Scanning 16 capacitive touch buttons and rotary encoders in vehicle infotainment dashboards. IC Role / Device Role / Timing Role: Digital multiplexer feeding button state signals to a dedicated touch controller IC via shared GPIO bus. Use Value: Supports -40 °C to +125 °C operation without derating, and <8 μA ICC at 5 V ensures compliance with ISO 16750-2 cold-cranking voltage drop profiles. |
Use Scenario: Configuring signal routing between FPGA I/O banks and peripheral modules (e.g., UART, SPI, GPIO expanders) in modular test equipment. IC Role / Device Role / Timing Role: Reconfigurable signal gate enabling dynamic interconnect changes via software-defined S0–S3/E control. Use Value: Eliminates manual jumper wiring; enables field-upgradable hardware functionality with zero PCB modifications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT4067N,652 | TTL-compatible inputs (VIH = 2.0 V min at VCC = 4.5 V); otherwise identical pinout, RON, and timing. | Better suited for legacy 5 V TTL logic systems where HC-level thresholds cause marginal noise margin. | Select when interfacing directly with 74LS/74ALS families or older microcontrollers lacking CMOS-compatible output drive. |
| CD74HC4067E | Same function but in PDIP-24 package (0.3″ width); higher thermal resistance (110 K/W vs. 75 K/W for SO24); no exposed pad. | Preferred for prototyping, breadboarding, or through-hole production where SOIC reflow is unavailable. | Choose for lab validation or low-volume hand-soldered assemblies; avoid in thermally constrained or high-reliability surface-mount applications. |
Compared with 74HC4067N,652, the 74HCT4067N,652 offers guaranteed TTL input compatibility at the cost of slightly higher ICC, while CD74HC4067E trades thermal performance and board space efficiency for mechanical ease-of-use in non-SMT environments.
Availability
74HC4067N,652 is available at Aetrix Electronics and suitable for industrial sensor hubs, multi-channel data acquisition systems, and automotive cabin control panels requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 74HC4067N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable components for automotive, industrial, and consumer applications with focus on efficiency, miniaturization, and sustainability.
The 74HC4067N,652 belongs to Nexperia's 74HC logic family-designed specifically for low-power, high-noise-immunity analog/digital signal routing in space-constrained embedded systems operating across harsh environmental conditions.
FAQ
What is the maximum analog signal voltage range supported by the 74HC4067N,652?
The 74HC4067N,652 supports rail-to-rail analog signals from GND to VCC. When VCC = 5.0 V, the valid analog input/output range is 0 V to 5.0 V. Exceeding VCC or dropping below GND risks latch-up or damage unless clamped externally-input clamp diodes only protect digital pins, not Yn/Z terminals.
Does the 74HC4067N,652 support break-before-make switching, and is it guaranteed?
Yes, the 74HC4067N,652 features typical 'break-before-make' behavior during address transitions, meaning the previously selected channel disconnects before the newly addressed channel connects. This is inherent to its internal switch architecture and documented in the datasheet as a typical characteristic-not a guaranteed parameter-but widely observed across process corners and temperature ranges.
Can the 74HC4067N,652 be used with a 3.3 V microcontroller controlling 5 V analog sensors?
No-direct use is unsafe. The 74HC4067N,652 requires VCC to match the highest analog voltage present on Yn/Z pins. To interface 3.3 V logic with 5 V sensors, set VCC = 5 V and use level-shifted S0–S3/E signals (e.g., 74LVC1T45) or ensure microcontroller outputs tolerate 5 V inputs (5 V-tolerant GPIO).
What is the thermal derating behavior of the 74HC4067N,652 in SO24 package above 119 °C?
For the SO24 package (SOT137-1), total power dissipation (Ptot) derates linearly at 16.2 mW/K above 119 °C. At 125 °C ambient, Ptot drops from 500 mW to 401 mW. Designers must calculate worst-case channel power (e.g., 100 mW per switch × 1 active channel) and verify junction temperature remains ≤150 °C using θJA = 75 K/W.
How does the 74HC4067N,652 handle OFF-state leakage at elevated temperatures?
At -40 °C to +125 °C and VCC = 10.0 V, OFF-state leakage is specified at ±8.0 μA maximum across all channels. This value represents worst-case aggregate leakage-individual channel leakage remains well below 1 μA, preserving signal fidelity in high-impedance sensor networks and battery-powered standby modes.
74HC4067N,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 16:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 120Ohm
- Channel-to-Channel Matching (ΔRon):
- 6Ohm
- Voltage - Supply, Single (V+):
- 2V ~ 10V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 45ns, 45ns
- -3db Bandwidth:
- 100MHz
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 3.5pF
- Current - Leakage (IS(off)) (Max):
- 100nA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-DIP
74HC4067N,652 FAQ
1.How can I place an order for 74HC4067N,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC4067N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC4067N,652 reliable?
The price and inventory of 74HC4067N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC4067N,652 is usually 5 days.
3.What payment methods are accepted for 74HC4067N,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC4067N,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC4067N,652?
74HC4067N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC4067N,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC4067N,652?
For technical support, including 74HC4067N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC4067N,652 requirements.
6.How does Aetrix verify that 74HC4067N,652 is sourced from the original manufacturer or authorized distributors?
All 74HC4067N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC4067N,652 meets industry standards.
7.What is the process for return or replacement of 74HC4067N,652?
All 74HC4067N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC4067N,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC4067N,652 part is unused and in its original packaging.
Return procedure for 74HC4067N,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC4067N,652 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

