NXP Semiconductors 74HC4075D,652
- Part No.:
- 74HC4075D,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
74HC4075D,652.pdf
- Description:
- IC GATE OR
- Quantity:
- Payment:

- Shipping:

Inventory:14,843
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC4075D,652 from Nexperia is a triple 3-input OR gate in SO14 (SOT108-1) package, operating at 2.0–6.0 V supply with CMOS-level inputs, 10 ns typical propagation delay at 4.5 V, and -40 °C to +125 °C temperature range. It implements combinational logic for bus arbitration, enable gating, and status merging in industrial control and digital interface circuits.
For engineers reviewing the 74HC4075D,652 datasheet, 74HC4075D,652 pinout, 74HC4075D,652 application, or 74HC4075D,652 equivalent, this device supports high-noise-margin logic design, input clamping for overvoltage-tolerant interfacing, and low-power static operation with <2 μA ICC at 6 V - critical for battery-backed and thermally constrained systems.
Technical Context
The 74HC4075D,652 integrates three independent 3-input OR gates on a single die, each with diode-clamped inputs enabling safe interfacing to signals exceeding VCC when used with current-limiting resistors. Its CMOS architecture ensures rail-to-rail output swing and symmetrical drive capability (±4 mA at 4.5 V).
Propagation delay is tightly specified across voltage and temperature: 10 ns (typ) at VCC = 4.5 V, 25 °C; 25 ns (max) over -40 °C to +85 °C; and 30 ns (max) up to +125 °C. Input transition rate support extends to 139 ns/V at 4.5 V, ensuring robust timing under fast-edge conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple independent 3-input OR gate (Y = A + B + C per channel) |
| Supply Voltage Range | 2.0 V to 6.0 V - enables direct use with 3.3 V and 5 V systems without level translation |
| Propagation Delay (tpd) | 10 ns (typ) at VCC = 4.5 V, CL = 50 pF - supports >30 MHz toggle rates in synchronous logic paths |
| Output Drive Strength | ±4.0 mA at VCC = 4.5 V - sufficient to drive 10 LSTTL loads or 50 pF trace capacitance |
| Input Clamping Diodes | Integrated - allows safe interface to voltages > VCC using external series resistors (e.g., 10 kΩ for 12 V inputs) |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood industrial and extended-range embedded applications |
| ESD Rating (HBM) | >2000 V - exceeds JEDEC JS-001 Class 2, reducing susceptibility to handling damage |
Pinout & Package
74HC4075D,652 uses the SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, gull-wing leads, and surface-mount compatible footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A, 3A (Pins 3, 1, 11) | Input A of Gate 1/2/3 | First OR input per gate; accepts CMOS-level signals (VIH ≥ 3.15 V @ VCC = 4.5 V) |
| 1B, 2B, 3B (Pins 4, 2, 12) | Input B of Gate 1/2/3 | Second OR input per gate; electrically identical to A/C pins; no internal priority |
| 1C, 2C, 3C (Pins 5, 8, 13) | Input C of Gate 1/2/3 | Third OR input per gate; supports simultaneous assertion of all three inputs without timing skew |
| 1Y, 2Y, 3Y (Pins 6, 9, 10) | Output Y of Gate 1/2/3 | Active-HIGH OR result; VOH ≥ 3.98 V @ IO = -4 mA, VCC = 4.5 V |
| GND (Pin 7) | Ground Reference | 0 V return path for all internal logic and I/O; must be low-impedance for noise immunity |
| VCC (Pin 14) | Positive Supply | Primary power rail; decoupling capacitor (100 nF) required within 5 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC-compliant CMOS logic | Meets standard 7A; ensures interoperability with legacy 74HC-family PCB layouts and test fixtures |
| Input clamp diodes | Enables direct connection to 12 V sensors or open-collector buses via 10 kΩ series resistors - eliminates external protection components |
| Low static current | ICC ≤ 2.0 μA (typ) at VCC = 6.0 V - reduces quiescent power in always-on monitoring circuits |
| Wide temperature qualification | Specified from -40 °C to +125 °C - supports deployment in motor drives, power supplies, and outdoor automation |
| High noise immunity | VIL = 1.35 V, VIH = 3.15 V @ VCC = 4.5 V - provides >1.8 V noise margin against ground bounce or crosstalk |
Applications
| Industrial PLC Input Conditioning | Microcontroller GPIO Expansion |
|---|---|
Use Scenario: Aggregating multiple limit switch or sensor status signals into a single interrupt line for a programmable logic controller. IC Role / Device Role / Timing Role: Combinational OR gate performing real-time logical OR of three independent dry-contact inputs before routing to MCU interrupt pin. Use Value: Reduces required GPIO count by 2 per gate; eliminates need for software polling or additional microcontroller peripherals. |
Use Scenario: Extending available active-HIGH enable lines from an MCU with limited output pins to control multiple peripheral ICs (e.g., ADCs, DACs, transceivers). IC Role / Device Role / Timing Role: Level-shifting and fan-out buffer that merges three MCU output signals to generate one synchronized enable signal. Use Value: Enables hardware-based enable arbitration with sub-10 ns timing resolution - faster and more deterministic than firmware-controlled sequencing. |
| Legacy Bus Interface Logic | Power Sequencing Monitor |
Use Scenario: Translating TTL-compatible control signals from older instrumentation modules into CMOS-compatible levels for modern FPGA-based data acquisition systems. IC Role / Device Role / Timing Role: Voltage-level translator and signal combiner that ORs three "ready" flags before asserting system-ready handshake. Use Value: Maintains compatibility with 5 V TTL source logic while driving 3.3 V FPGA I/O banks - avoids dedicated level translators. |
Use Scenario: Monitoring undervoltage lockout (UVLO), thermal shutdown, and watchdog timeout signals in a DC-DC converter module. IC Role / Device Role / Timing Role: Fault-aggregation gate that asserts a single "FAULT" signal if any of three monitored conditions go HIGH. Use Value: Provides immediate hardware-level fault escalation without CPU intervention - critical for safety-critical power management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple 3-input OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT4075D,653 | TTL-compatible inputs (VIH = 2.0 V min), otherwise identical pinout, timing, and packaging | Required when interfacing directly with legacy 5 V TTL outputs without level shifters | Select when driving from 74LS/74F-series sources; not suitable for 3.3 V CMOS-only systems due to higher VIH threshold |
| SN74LVC1G4075DPWR | Single-gate variant in 5-pin SOT-23; VCC = 1.65–5.5 V; tpd = 3.5 ns (typ) at 3.3 V | Used where board space is constrained and only one OR function is needed per location | Choose for ultra-dense layouts or partial-function replacement; requires redesign for triple-gate consolidation |
Compared with 74HC4075D,652, the 74HCT4075D,653 offers better compatibility with older TTL logic but sacrifices noise margin in mixed-voltage systems, while the SN74LVC1G4075DPWR delivers faster speed and smaller size at the cost of functional density and direct drop-in replacement capability.
Availability
74HC4075D,652 is available at Aetrix Electronics and suitable for industrial automation, embedded control, and legacy system upgrades requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for 74HC4075D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions optimized for efficiency, reliability, and manufacturability in high-volume applications.
The 74HC4075D,652 belongs to Nexperia's industry-standard 74HC logic family, designed specifically for robust, low-power, pin-compatible replacements of legacy TTL and earlier CMOS logic in industrial and automotive-adjacent systems.
FAQ
Can 74HC4075D,652 operate reliably at 3.3 V?
Yes. The 74HC4075D,652 is fully specified down to 2.0 V supply, with guaranteed VIH = 1.35 V and VOL ≤ 0.26 V at VCC = 3.3 V and IO = 4 mA. Propagation delay remains ≤ 15 ns (max) across -40 °C to +125 °C, making it suitable for 3.3 V embedded systems without level shifting.
What is the maximum capacitive load this device can drive?
The 74HC4075D,652 is characterized with CL = 50 pF in dynamic testing and supports up to 50 pF load capacitance while maintaining tpd ≤ 20 ns (max) at VCC = 4.5 V. For heavier loads (>75 pF), output rise/fall times increase linearly, and layout decoupling becomes critical to avoid ringing or false triggering.
Does this part include Schmitt-trigger inputs?
No. The 74HC4075D,652 features standard CMOS inputs without hysteresis. Its input thresholds are VIH = 3.15 V and VIL = 1.35 V at VCC = 4.5 V, giving ~1.8 V noise margin but no built-in waveform shaping. For noisy environments, external RC filtering or a dedicated Schmitt-trigger buffer (e.g., 74HC14) is recommended upstream.
Is there a lead-free and halogen-free version available?
Yes. The 74HC4075D,652 is manufactured in compliance with RoHS Directive 2011/65/EU and is both lead-free and halogen-free, with homogeneous material declarations confirming <900 ppm bromine and <900 ppm chlorine. Full compliance documentation is available upon request for IPC-1752A reporting.
74HC4075D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
74HC4075D,652 FAQ
1.How can I place an order for 74HC4075D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC4075D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC4075D,652 reliable?
The price and inventory of 74HC4075D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC4075D,652 is usually 5 days.
3.What payment methods are accepted for 74HC4075D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC4075D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC4075D,652?
74HC4075D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC4075D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC4075D,652?
For technical support, including 74HC4075D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC4075D,652 requirements.
6.How does Aetrix verify that 74HC4075D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC4075D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC4075D,652 meets industry standards.
7.What is the process for return or replacement of 74HC4075D,652?
All 74HC4075D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC4075D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC4075D,652 part is unused and in its original packaging.
Return procedure for 74HC4075D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC4075D,652 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

