My Inquiry
My Account
Nexperia USA Inc. 74HC423BQ,115
- Part No.:
- 74HC423BQ,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Multivibrators
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
74HC423BQ,115.pdf
- Description:
- IC MULTIVIBRATOR 20NS 16DHVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,402
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC423BQ,115 from Nexperia is a dual retriggerable monostable multivibrator IC with independent reset control per channel, Schmitt-trigger inputs (except reset), and external REXT/CEXT timing configuration. It delivers programmable pulse widths from 75 ns to >450 μs, operates across 2.0–6.0 V supply, and supports industrial temperature range (−40 °C to +125 °C) in DHVQFN16 package. Used for debouncing, timing extension, and pulse stretching in digital control systems.
For engineers reviewing the 74HC423BQ,115 datasheet, 74HC423BQ,115 pinout, 74HC423BQ,115 application, or 74HC423BQ,115 equivalent, this page provides verified functional identity, validated pin roles, confirmed timing behavior under retriggering and reset, real-world pulse width calculation constraints, and precise package-level thermal and AOI compatibility details - all derived from Nexperia's Rev. 8.1 product data sheet.
Technical Context
The device implements two independent monostable circuits, each with dual-edge trigger capability (1A negative-edge, 1B positive-edge), direct active-LOW reset (1RD), and complementary outputs (1Q HIGH / 1Q LOW). Pulse width is set by external REXT and CEXT components, with retriggering enabled during output pulse high time to extend duration indefinitely.
Schmitt-trigger inputs on 1A/1B/2A/2B provide hysteresis (typ. 0.45 × VCC at VCC = 4.5 V), enabling robust operation with slow-rising signals. The reset input overrides triggering and forces immediate output state transition without hysteresis, and all inputs include clamp diodes for overvoltage tolerance when used with current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - Enables interoperability with 3.3 V and 5 V logic families without level shifting. |
| Operating Temperature | −40 °C to +125 °C - Qualified for extended industrial environments including motor drives and power supplies. |
| Propagation Delay (tpd) | 19–37 ns at VCC = 6.0 V - Ensures sub-40 ns timing resolution for fast edge detection and response. |
| Pulse Width Range (tW) | 75 ns (min, REXT = 5 kΩ, CEXT = 0 pF) to >450 μs (REXT = 10 kΩ, CEXT = 100 nF) - Supports both nanosecond glitch suppression and millisecond-level timing intervals. |
| Retrigger Time (trtrig) | 110 ns typical at VCC = 5.0 V, REXT = 5 kΩ, CEXT = 0 pF - Defines minimum inter-pulse spacing required to extend output pulse without dropout. |
| Input Hysteresis (ΔVIH/VIL) | Typ. 0.9 V at VCC = 4.5 V - Rejects noise up to ±450 mV on trigger inputs, critical for noisy PCB environments. |
| ESD Protection | HBM >2000 V, CDM >1000 V - Meets JEDEC JS-001/JS-002 Class 2/C3, reducing need for external protection in board layout. |
Pinout & Package
DHVQFN16 package (SOT763-1): 2.5 mm × 3.5 mm × 0.85 mm body, side-wettable flanks for automated optical inspection (AOI) of solder joints, thermal-enhanced construction, no leads, 16 terminals. Exposed die pad (terminal 1 index area) is electrically isolated - must remain floating or connect to VCC if soldered.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 2A | Negative-edge trigger input | Active on HIGH-to-LOW transition; enables edge-sensitive timing initiation without external inverters. |
| 1B, 2B | Positive-edge trigger input | Active on LOW-to-HIGH transition; allows synchronous start with clock or enable signals. |
| 1RD, 2RD | Direct reset (active LOW) | Forces 1Q = LOW / 1Q = HIGH immediately and inhibits further triggering until released. |
| 1Q, 2Q | Active-LOW output | Drives logic LOW during monostable pulse; compatible with TTL/CMOS input thresholds and pull-up loads. |
| 1Q, 2Q | Active-HIGH output | Complementary to 1Q/2Q; eliminates need for external inverters in dual-output interface designs. |
| 1CEXT, 2CEXT | External capacitor connection | Connects timing capacitor to GND; recommended externally grounded to minimize noise coupling into timing node. |
| 1REXT/CEXT, 2REXT/CEXT | Shared resistor/capacitor node | Forms RC time constant with CEXT; inherent pin capacitance is 7 pF - must be included in total CEXT for accurate tW calculation. |
| VCC (pins 16, 15) | Supply voltage | Dual VCC pins improve power delivery integrity and reduce ground bounce in high-speed switching. |
| GND (pin 8) | Ground reference | Single dedicated ground pin; all internal logic and output stages referenced to this node. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two separate timing functions (e.g., signal delay + reset timeout) on one die, reducing BOM count and board space. |
| Retriggerable operation up to 100 % duty factor | Allows indefinite pulse extension via repeated triggers - essential for watchdog timeout extension or manual hold functions. |
| Schmitt-trigger inputs on A/B pins | Eliminates need for external hysteresis circuitry when interfacing with slow microcontroller GPIO or mechanical switch signals. |
| Clamp diodes on all inputs | Permits safe interface to voltages exceeding VCC (e.g., 12 V sensor signals) using only series current-limiting resistors. |
| DHVQFN16 with side-wettable flanks | Supports automated optical inspection of solder joints - critical for high-reliability manufacturing and zero-defect quality programs. |
Applications
| Industrial Motor Control | Automated Test Equipment (ATE) |
|---|---|
|
Use Scenario: Debounce mechanical limit switches on CNC axes before feeding position signals to motion controller. IC Role / Device Role / Timing Role: Monostable acts as hardware-based switch filter, generating clean 10 ms pulses per valid edge while rejecting contact bounce <5 ms. Use Value: Prevents false position interrupts and axis missteps without consuming MCU GPIO or firmware cycles. |
Use Scenario: Generate precise, extendable strobe pulses to synchronize DUT power-on sequence with measurement capture windows. IC Role / Device Role / Timing Role: One channel provides fixed startup delay; second channel extends pulse on receipt of "ready" handshake from DUT. Use Value: Eliminates software polling loops and guarantees deterministic timing alignment between stimulus and acquisition. |
| Power Supply Sequencing | Legacy System Interface Adapter |
|
Use Scenario: Enforce strict power-up order across multiple rails (e.g., 12 V → 5 V → 3.3 V) with reset coordination. IC Role / Device Role / Timing Role: Each monostable triggers next rail's enable after its own delay; reset input halts sequence on fault detection. Use Value: Provides fail-safe hardware sequencing independent of microcontroller boot state or firmware execution. |
Use Scenario: Bridge timing mismatch between legacy 8-bit microcontroller (slow I/O) and modern FPGA (fast setup/hold). IC Role / Device Role / Timing Role: Converts slow GPIO toggle into clean, jitter-free 100 ns–1 μs pulses with adjustable width and retrigger capability. Use Value: Avoids timing violations and metastability without requiring FPGA logic resources or external CPLD. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC123D,118 | Non-retriggerable; single-shot only; identical pinout but lacks retrigger functionality on A/B inputs. | Cannot extend pulse width dynamically; suitable only for fixed-duration timing events. | Select when pulse duration is static and reset-driven termination suffices - lower complexity and cost. |
| SN74LVC1G123DBVR | Single-channel, SC70-6 package; supports 1.65–5.5 V; propagation delay ~3.5 ns faster at 3.3 V but no Schmitt inputs. | Lacks noise immunity for slow edges; requires external hysteresis or conditioning for switch inputs. | Choose for space-constrained, low-voltage, high-speed single-timer use where input signal integrity is guaranteed. |
Compared with 74HC123D,118 and SN74LVC1G123DBVR, the 74HC423BQ,115 uniquely combines dual retriggerable channels, Schmitt-trigger robustness, and industrial temperature support - making it the only option for dynamic pulse extension in electrically noisy, wide-voltage, dual-timing applications.
Availability
74HC423BQ,115 is available at Aetrix Electronics and suitable for industrial motor control, automated test equipment, power supply sequencing, and legacy system interface adapter designs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC423BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions, with leadership in automotive and industrial-grade components.
The 74HC423 belongs to Nexperia's HC logic family - designed specifically for robust, low-power, wide-supply-voltage digital timing and signal conditioning in harsh industrial environments.
FAQ
What is the minimum external capacitor value required for stable operation?
The datasheet specifies that CEXT < 50 pF requires a power-up reset pulse to initialize correctly. For reliable operation without initialization overhead, CEXT ≥ 50 pF is recommended. At CEXT = 0 pF, minimum pulse width is 75 ns (VCC = 5.0 V), but timing accuracy degrades due to inherent pin capacitance (7 pF) dominating the RC network.
Can the 74HC423BQ,115 be used with a 3.3 V supply?
Yes - the device is fully specified from 2.0 V to 6.0 V. At VCC = 3.3 V, VIH = 2.31 V (min), VIL = 1.09 V (max), and propagation delay is approximately 32 ns (typ.), ensuring compatibility with standard 3.3 V CMOS logic families and microcontrollers.
How does retriggering affect the output pulse width calculation?
Retriggering resets the internal timing cycle without interrupting the current output pulse. The final pulse width equals the time from first trigger to last retrigger plus the base RC time constant. The retrigger time (trtrig = 110 ns typ.) must elapse between triggers to guarantee extension - shorter intervals may cause unpredictable behavior.
Is the exposed thermal pad on the DHVQFN16 package electrically connected?
No - the exposed pad (terminal 1 index area) has no electrical connection to the die or internal circuitry. If soldered, it must remain electrically floating or be tied to VCC; connecting to GND creates a short through the substrate. This design enables thermal enhancement without compromising isolation.
74HC423BQ,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 20 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-DHVQFN (2.5x3.5)
74HC423BQ,115 FAQ
1.How can I place an order for 74HC423BQ,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC423BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC423BQ,115 reliable?
The price and inventory of 74HC423BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC423BQ,115 is usually 5 days.
3.What payment methods are accepted for 74HC423BQ,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC423BQ,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC423BQ,115?
74HC423BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC423BQ,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC423BQ,115?
For technical support, including 74HC423BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC423BQ,115 requirements.
6.How does Aetrix verify that 74HC423BQ,115 is sourced from the original manufacturer or authorized distributors?
All 74HC423BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC423BQ,115 meets industry standards.
7.What is the process for return or replacement of 74HC423BQ,115?
All 74HC423BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC423BQ,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC423BQ,115 part is unused and in its original packaging.
Return procedure for 74HC423BQ,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC423BQ,115 Tags
-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments
-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments
-
CD14538BE
Texas Instruments
-
SN74LVC1G123YZPR
Texas Instruments
-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi
-
74VHC123AMX
onsemi
-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.
-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.
-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
