Nexperia USA Inc. 74HC423D,652
- Part No.:
- 74HC423D,652
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC423D,652.pdf
- Description:
- IC MULTIVIBRATOR 20NS 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,218
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC423D,652 from Nexperia is a dual retriggerable monostable multivibrator IC in SO16 package, providing two independent timing channels with active-HIGH/LOW edge-triggered inputs (1A/1B, 2A/2B), direct active-LOW reset (1RD/2RD), and complementary outputs (1Q/1Q, 2Q/2Q). It supports external REXT–CEXT timing (2 kΩ–1000 kΩ / no capacitor limit), operates from 2.0 V to 6.0 V, and delivers pulse widths from 75 ns (REXT = 5 kΩ, CEXT = 0 pF) up to seconds (via retriggering), used in industrial control timing, debounce circuits, and programmable delay generators.
For engineers reviewing the 74HC423D,652 datasheet, 74HC423D,652 pinout, 74HC423D,652 application, or 74HC423D,652 equivalent, key selection considerations include retriggerable pulse extension capability, Schmitt-trigger input tolerance for slow edges, dual-channel independence, reset-controlled output termination, and SO16 package compatibility with legacy PCB layouts.
Technical Context
The 74HC423D implements two fully independent monostable multivibrators, each with two trigger inputs (nA: negative-edge, nB: positive-edge), one direct reset (nRD: active LOW), and complementary outputs (nQ/nQ). Pulse width is set by external REXT and CEXT on pins nREXT/CEXT and nCEXT, with timing governed by tW = K × REXT × CEXT (K = 0.45 typ. at VCC = 5.0 V).
Retriggering extends the output pulse indefinitely-each new valid edge on nA or nB restarts the timing cycle before expiry-enabling 100 % duty factor operation. Schmitt-trigger inputs on nA/nB (but not nRD) provide hysteresis (ΔV ≈ 0.8 V at VCC = 4.5 V), ensuring noise immunity against slow-rising/falling signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.0 V to 6.0 V - Enables interoperability with 3.3 V and 5 V logic systems without level shifters. |
| Pulse Width Range | 75 ns to >1 s - Minimum fixed at 75 ns (VCC = 5.0 V, REXT = 5 kΩ, CEXT = 0 pF); scalable to seconds via retriggering or large REXT/CEXT. |
| Propagation Delay | 19 ns to 37 ns (VCC = 6.0 V) - Ensures fast response to triggers and resets, critical for real-time timing control. |
| Input Hysteresis | ≈0.8 V at VCC = 4.5 V - Schmitt-trigger action on nA/nB inputs rejects noise and stabilizes triggering on slow analog-like signals. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive modules, industrial motor drives, and high-ambient embedded systems. |
| Output Drive | ±4.0 mA (VOH/VOL @ VCC = 4.5 V) - Sufficient to directly drive LEDs, small relays, or interface with standard CMOS/TTL loads. |
| Power Dissipation | 500 mW (SO16) - Supports continuous operation in compact enclosures with passive cooling. |
Pinout & Package
74HC423D,652 is housed in a plastic small outline package (SO16, SOT109-1) with 16 leads, 3.9 mm body width, and gull-wing leads suitable for wave and reflow soldering. The package includes internal clamp diodes on all inputs, enabling safe interfacing to voltages exceeding VCC using current-limiting resistors.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 9 | Channel 1/2 negative-edge trigger input | Triggers monostable on HIGH-to-LOW transition; enables edge-sensitive timing initiation. |
| 2A, 10 | Channel 1/2 positive-edge trigger input | Triggers monostable on LOW-to-HIGH transition; supports rising-edge event capture. |
| 3, 11 | Channel 1/2 active-LOW reset | Forces nQ = LOW / nQ = HIGH immediately and blocks further triggering until released. |
| 4, 12 | Channel 1/2 active-LOW output | Complementary to nQ; sinks current when asserted, ideal for driving N-channel loads or pull-down logic. |
| 5, 13 | Channel 2/1 active-HIGH output | Complementary to nQ; sources current when asserted, compatible with standard logic HIGH interfaces. |
| 6, 14 | Channel 2/1 external capacitor connection | Connects CEXT to GND; value sets base timing resolution and stability (no upper limit specified). |
| 7, 15 | Channel 2/1 external resistor/capacitor node | Connects REXT between this pin and VCC; defines timing constant with CEXT (2–1000 kΩ range). |
| 8 | Ground reference | Common return path for all signals and power; must be low-impedance to minimize timing jitter. |
| 16 | Positive supply rail | Supplies core logic and output drivers; decoupling capacitor (100 nF) required near pin for noise suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent retriggerable monostables | Enables concurrent timing of two unrelated events (e.g., motor enable + fault timeout) without cross-talk or shared resources. |
| Two trigger modes per channel (edge-selectable) | Eliminates need for external inverters or edge-detection logic-reduces BOM count and board area. |
| Direct active-LOW reset with output forcing | Guarantees deterministic state recovery during system initialization or fault recovery sequences. |
| Schmitt-trigger inputs on A/B pins | Accepts slow-rising signals (e.g., mechanical switch bounce, sensor outputs) without external conditioning circuitry. |
| Wide VCC range (2.0–6.0 V) and −40 °C to +125 °C rating | Supports direct integration into mixed-voltage systems and harsh-environment applications without derating. |
Applications
| Industrial Motor Control | Pushbutton Debounce Circuit |
|---|---|
|
Use Scenario: Timing gate drive enable duration and overcurrent fault latch-off window in a BLDC inverter. IC Role / Device Role / Timing Role: Monostable #1 generates fixed 500 μs gate enable pulse; monostable #2 provides 2 ms fault hold-off after current sense trip. Use Value: Prevents shoot-through by enforcing minimum dead time and ensures reliable fault latching even with noisy current-sense signals. |
Use Scenario: Eliminating mechanical contact bounce in human-machine interface panels. IC Role / Device Role / Timing Role: Each channel debounces one pushbutton: nA triggered on press (LOW edge), nB on release (HIGH edge), with 20 ms pulse width. Use Value: Delivers clean, single-shot logic transitions to microcontroller GPIOs-no firmware debounce required. |
| Programmable Delay Generator | Power Sequencing Supervisor |
|
Use Scenario: Generating adjustable delays between FPGA configuration stages and peripheral enable signals. IC Role / Device Role / Timing Role: Retriggerable mode extends output pulse across multiple clock cycles; REXT/CEXT set base delay (e.g., 100 μs), retriggering adds increments. Use Value: Achieves sub-microsecond precision timing with software-adjustable granularity-no PLL or dedicated timer IP needed. |
Use Scenario: Enforcing strict power-up order for multi-rail SoC subsystems (e.g., core voltage before I/O). IC Role / Device Role / Timing Role: Channel 1 asserts "Core OK" after 10 ms; its nQ output triggers channel 2 to assert "I/O OK" after additional 5 ms delay. Use Value: Guarantees rail sequencing compliance without microcontroller involvement-improves boot reliability and reduces firmware complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC123D,653 | Non-retriggerable; single-shot only; identical pinout and supply specs. | Limited to fixed-duration pulses; cannot extend output beyond initial timing interval. | Select when deterministic, non-extendable timing is required and retriggering introduces risk of unintended pulse lengthening. |
| SN74LVC1G123DBVR | Single-channel, SC70-6 package; 1.65–5.5 V supply; faster propagation (3.5 ns typ. at 3.3 V). | Higher speed but lacks dual-channel integration and retriggering support; requires two devices for dual function. | Choose for space-constrained, high-speed single-event timing where board area outweighs channel count and retrigger flexibility. |
Compared with 74HC123D,653 and SN74LVC1G123DBVR, the 74HC423D,652 uniquely combines dual-channel retriggerability, wide VCC range, and industrial temperature support in a single SO16 package-making it optimal for robust, multi-event timing in resource-constrained embedded systems.
Availability
74HC423D,652 is available at Aetrix Electronics and suitable for industrial motor control, pushbutton debounce circuits, programmable delay generation, and power sequencing supervision requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC423D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable logic, discrete, and MOSFET solutions with leadership in efficiency, miniaturization, and quality assurance.
The 74HC423 belongs to Nexperia's 74HC logic family-designed specifically for robust, low-power, high-noise-immunity timing and signal conditioning in industrial, automotive, and consumer applications.
FAQ
What is the minimum external capacitor value required for stable operation?
The datasheet specifies that CEXT has no lower limit, but recommends initiating the device via a reset pulse at power-up when CEXT < 50 pF to prevent spurious output pulses. For reliable timing accuracy and reduced sensitivity to parasitic capacitance, use CEXT ≥ 100 pF with appropriate REXT scaling (e.g., REXT = 10 kΩ for ~0.45 μs nominal pulse width at VCC = 5.0 V).
Can the 74HC423D,652 be used with a 3.3 V supply?
Yes-the 74HC423D,652 is fully specified from 2.0 V to 6.0 V, including 3.3 V operation. At VCC = 3.3 V, VIH is guaranteed ≥ 2.1 V and VIL ≤ 1.35 V, ensuring compatibility with standard 3.3 V CMOS outputs. Propagation delay increases to ~35 ns (typ.), and output drive remains sufficient for most 3.3 V logic loads.
How does retriggering affect the output pulse width?
Retriggering resets the internal timing cycle: each valid edge on nA or nB (depending on edge type) restarts the full REXT–CEXT–determined pulse width from zero. This allows indefinite pulse extension-e.g., holding an enable signal active while a sensor remains asserted-achieving true 100 % duty factor operation unlike non-retriggerable monostables.
Is the SO16 package of 74HC423D,652 RoHS compliant and lead-free?
Yes-Nexperia confirms the 74HC423D,652 in SOT109-1 (SO16) package is RoHS-compliant and lead-free, meeting JEDEC J-STD-020 moisture sensitivity level (MSL) 1 and qualified per JESD22-A110 (thermal shock) and JESD22-A108 (temperature cycling) standards for industrial reliability.
74HC423D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 20 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
74HC423D,652 FAQ
1.How can I place an order for 74HC423D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC423D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC423D,652 reliable?
The price and inventory of 74HC423D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC423D,652 is usually 5 days.
3.What payment methods are accepted for 74HC423D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC423D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC423D,652?
74HC423D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC423D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC423D,652?
For technical support, including 74HC423D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC423D,652 requirements.
6.How does Aetrix verify that 74HC423D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC423D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC423D,652 meets industry standards.
7.What is the process for return or replacement of 74HC423D,652?
All 74HC423D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC423D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC423D,652 part is unused and in its original packaging.
Return procedure for 74HC423D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC423D,652 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

