NXP Semiconductors 74HC4538N,652
- Part No.:
- 74HC4538N,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
74HC4538N,652.pdf
- Description:
- IC MULTIVIBRATOR 25NS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,378
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC4538N,652 from Nexperia is a dual retriggerable precision monostable multivibrator in 16-lead DIP package, providing two independent timing channels with ±0.2% pulse width stability over temperature. Each channel accepts rising- or falling-edge triggers via dedicated A/B inputs, features active-low direct reset (nCD), and generates complementary outputs (nQ/nQ) with pulse width defined by external REXT and CEXT components. It operates across 2.0–6.0 V supply and supports industrial temperature range (−40 °C to +125 °C), commonly used in digital timing control, debounce circuits, and pulse shaping in instrumentation.
For engineers reviewing the 74HC4538N,652 datasheet, 74HC4538N,652 pinout, 74HC4538N,652 application, or 74HC4538N,652 equivalent, key selection considerations include its retriggerable behavior, Schmitt-trigger input tolerance for slow edges, precise 0.7 × REXT × CEXT timing equation, and compatibility with legacy 74HC logic families in through-hole designs.
Technical Context
The 74HC4538N,652 implements two independent monostable circuits using linear CMOS design techniques to guarantee accurate output pulse width control. Each multivibrator uses external REXT and CEXT components connected at pins nREXT/CEXT and nCEXT to set timing-pulse width TW = 0.7 × REXT × CEXT-with typical variation of only ±0.2% over −40 °C to +125 °C.
Triggering is edge-selective: nA responds to HIGH-to-LOW transitions, nB to LOW-to-HIGH transitions, and both support retriggering during an active output pulse. The nCD input provides asynchronous, active-low reset that terminates the output pulse immediately, while Schmitt-trigger action on all inputs ensures robust operation with slow-rising or slow-falling signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.0 V to 6.0 V - enables interoperability with 3.3 V and 5 V logic systems without level shifters |
| Pulse width accuracy | ±0.2 % over temperature - ensures stable timing in industrial environments without recalibration |
| Propagation delay | 24–80 ns (VCC = 4.5–6.0 V) - supports high-speed digital timing up to ~10 MHz repetition rates |
| Input transition tolerance | Supports slow edges per Δt/ΔV spec (83 ns/V at 6 V) - eliminates need for external signal conditioning |
| Operating temperature | −40 °C to +125 °C - qualified for extended industrial and automotive under-hood applications |
| Output drive strength | ±4 mA at 4.5 V - sufficient to directly drive TTL loads or small capacitive buses |
| Timing equation | TW = 0.7 × REXT × CEXT - linear, predictable design enabling precise pulse generation from microseconds to seconds |
Pinout & Package
74HC4538N,652 is supplied in a 16-lead plastic dual in-line package (DIP), designated SOT38-4 in Nexperia documentation. This through-hole package has 0.3-inch body width, 0.1-inch lead pitch, and is compatible with standard DIP sockets and wave-solder processes.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 (1CEXT, 2CEXT) | External capacitor ground node | Must be connected directly to GND; forms timing network with REXT and CEXT |
| 2, 14 (1REXT/CEXT, 2REXT/CEXT) | Timing resistor/capacitor junction | Connects external REXT and CEXT; defines pulse width via TW = 0.7 × REXT × CEXT |
| 3, 13 (1CD, 2CD) | Active-low direct reset | Asynchronous termination of output pulse; overrides trigger state when pulled LOW |
| 4, 12 (1B, 2B) | Rising-edge trigger input | Triggers monostable on LOW-to-HIGH transition; Schmitt-triggered for noise immunity |
| 5, 11 (1A, 2A) | Falling-edge trigger input | Triggers monostable on HIGH-to-LOW transition; independent of nB for flexible edge selection |
| 6, 10 (1Q, 2Q) | Non-inverted output | Active-HIGH output pulse synchronized to trigger event; drives standard CMOS/TTL loads |
| 7, 9 (1Q, 2Q) | Inverted output | Complementary active-LOW output; enables differential signaling or latch enable logic |
| 8 (GND) | Ground reference | Primary 0 V return path for power and signals; must be low-impedance for timing stability |
| 16 (VCC) | Positive supply rail | 2.0–6.0 V CMOS supply; decoupling capacitor required near pin for transient suppression |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Two fully isolated timing channels share only VCC/GND; no crosstalk or shared timing constraints |
| Retriggerable operation | Allows pulse extension during active output-enables variable-width pulse generation from fixed-frequency clocks |
| Schmitt-trigger inputs | Eliminates false triggering from noisy or slow-rising signals without external hysteresis components |
| Edge-selective triggering | Separate nA (falling-edge) and nB (rising-edge) inputs permit precise synchronization to either clock phase |
| External timing control | REXT and CEXT values freely selected to achieve pulse widths from ~1 μs to >1 s with predictable linearity |
Applications
| Keyboard Debounce | Serial Data Pulse Stretching |
|---|---|
Use Scenario: Mechanical keyboard matrix scanning where contact bounce causes multiple unintended keypresses. IC Role / Device Role / Timing Role: Monostable channel acts as hardware debouncer-each key press triggers a clean, fixed-duration pulse regardless of bounce duration. Use Value: Eliminates firmware polling or software timers; guarantees single interrupt per keypress with <10 μs jitter. | Use Scenario: Extending narrow UART start bits or I²C clock glitches to meet minimum pulse width requirements of legacy peripherals. IC Role / Device Role / Timing Role: One channel stretches incoming pulses using retriggerable mode to maintain minimum active time despite irregular input timing. Use Value: Enables reliable communication with older microcontrollers requiring ≥2 μs minimum pulse width, even when source generates sub-microsecond pulses. |
| Power-On Reset Sequencing | LED Flasher Control |
Use Scenario: Generating a stable, temperature-invariant power-on delay to hold microcontroller reset until supply stabilizes. IC Role / Device Role / Timing Role: First monostable triggered by power-rail monitor; second channel provides cascaded delay or windowed enable signal. Use Value: Replaces RC-based POR with ±0.2% timing accuracy-ensures deterministic boot sequence across voltage and temperature extremes. | Use Scenario: Driving indicator LEDs with precise on/off timing in battery-powered instrumentation panels. IC Role / Device Role / Timing Role: Dual-channel configuration generates alternating flash patterns (e.g., heartbeat, warning blink) using complementary outputs. Use Value: Achieves consistent 500 ms on/500 ms off timing without crystal oscillator or MCU involvement-reducing BOM cost and power draw. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC4538D,118 | SO16 surface-mount package; identical electrical specs and pinout mapping to DIP version | Requires PCB redesign for SMT assembly; lacks through-hole mounting for prototyping or high-vibration environments | Select when board space is constrained and automated assembly is used; verify thermal derating for SO16 at >110 °C ambient |
| CD74HC4538E | TI-manufactured part; same logic function and timing equation but different input threshold tolerances (VIH/VIL min/max differ by ±0.1 V at 4.5 V) | May require validation in margin-critical systems due to minor input voltage window differences | Acceptable for drop-in replacement in non-safety-critical 5 V systems; confirm VIH/VIL margins against driving source |
Compared with 74HC4538D,118 and CD74HC4538E, the 74HC4538N,652 offers mechanical robustness and ease of hand-soldering via DIP packaging, while retaining identical timing precision and retriggerable functionality-making it optimal for lab validation, repair, and low-volume industrial controls.
Availability
74HC4538N,652 is available at Aetrix Electronics and suitable for industrial control panels, test equipment interfaces, and legacy system upgrades requiring stable component supply with long-term DIP package availability.
Supply support for 74HC4538N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and discrete components with emphasis on reliability and manufacturability.
The 74HC4538 belongs to Nexperia's 74HC logic family-designed for low-power, high-noise-immunity digital timing and control in industrial, automotive, and consumer applications where precision and robustness are critical.
FAQ
What is the exact pulse width formula for 74HC4538N,652?
The output pulse width (TW) of the 74HC4538N,652 is precisely calculated as TW = 0.7 × REXT × CEXT, where REXT is the external timing resistor connected between nREXT/CEXT and VCC, and CEXT is the external timing capacitor connected between nCEXT and GND. This linear relationship holds across the full operating temperature and supply voltage ranges specified in the datasheet, with ±0.2% typical variation over −40 °C to +125 °C.
Can 74HC4538N,652 be triggered by both rising and falling edges simultaneously?
No-74HC4538N,652 does not support simultaneous rising/falling edge triggering on the same channel. Each monostable has dedicated inputs: nA triggers on HIGH-to-LOW (falling) edges, and nB triggers on LOW-to-HIGH (rising) edges. Both can be used independently, but only one edge type per input; concurrent assertion of both nA and nB does not produce combined or dual-edge behavior-it follows the first valid edge detected.
Does 74HC4538N,652 support retriggering during an active output pulse?
Yes-74HC4538N,652 is explicitly designed as a retriggerable monostable. When a new trigger (on nA or nB) occurs during an active output pulse, the timer resets and extends the output pulse width from that point onward. This behavior enables variable-width pulse generation from fixed-frequency inputs and is confirmed in the functional description and timing diagrams of the Nexperia datasheet Rev. 7.
What is the maximum recommended value for REXT in 74HC4538N,652?
The datasheet specifies REXT values up to 1 MΩ at VCC = 5.0 V. For reliable operation, REXT should remain within 2 kΩ to 1 MΩ per channel. Values below 2 kΩ risk excessive current draw and timing inaccuracies; values above 1 MΩ increase sensitivity to leakage and noise. At VCC = 2.0 V, minimum REXT is 10 kΩ-always pair REXT with CEXT to keep TW within practical limits and avoid timing drift due to capacitor ESR or dielectric absorption.
Is 74HC4538N,652 pin-compatible with older 74LS4538 or 74HC123 devices?
No-74HC4538N,652 is not pin-compatible with 74LS4538 or 74HC123. While all are dual monostables, their pin assignments differ significantly: 74HC4538N,652 uses separate nA/nB trigger inputs and nCD reset per channel, whereas 74HC123 has common reset and different timing pin topology (R/C on same pin). Substitution requires PCB layout changes and logic-level validation; the 74HC4538N,652 offers superior retriggering and precision but demands dedicated pin mapping.
74HC4538N,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 25 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
74HC4538N,652 FAQ
1.How can I place an order for 74HC4538N,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC4538N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC4538N,652 reliable?
The price and inventory of 74HC4538N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC4538N,652 is usually 5 days.
3.What payment methods are accepted for 74HC4538N,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC4538N,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC4538N,652?
74HC4538N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC4538N,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC4538N,652?
For technical support, including 74HC4538N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC4538N,652 requirements.
6.How does Aetrix verify that 74HC4538N,652 is sourced from the original manufacturer or authorized distributors?
All 74HC4538N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC4538N,652 meets industry standards.
7.What is the process for return or replacement of 74HC4538N,652?
All 74HC4538N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC4538N,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC4538N,652 part is unused and in its original packaging.
Return procedure for 74HC4538N,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC4538N,652 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
