NXP Semiconductors 74HC58D,652
- Part No.:
- 74HC58D,652
- Manufacturer:
- NXP Semiconductors
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC58D,652.pdf
- Description:
- IC DUAL AND-OR GATE 14-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,626
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC58D,652 from Nexperia (formerly Philips Semiconductors) is a dual AND-OR combinational logic IC in SO14 package, implementing one 2-wide × 3-input AND-OR gate (1A–1F → 1Y) and one 2-wide × 2-input AND-OR gate (2A–2D → 2Y), with typical propagation delays of 11 ns (1Y) and 9 ns (2Y) at VCC = 5 V, CL = 15 pF, used in digital control signal routing and bus arbitration circuits.
For engineers reviewing the 74HC58D,652 datasheet, 74HC58D,652 pinout, 74HC58D,652 application, or 74HC58D,652 equivalent, key selection considerations include input/output configuration asymmetry, CMOS-level voltage compatibility (2–6 V supply), standard output drive capability, and JEDEC 7A compliance for TTL interoperability.
Technical Context
The 74HC58D,652 integrates two independent AND-OR logic sections on a single Si-gate CMOS die: Section 1 combines three 2-input AND gates feeding a 3-input OR (1A–1F → 1Y); Section 2 uses two 2-input AND gates feeding a 2-input OR (2A–2D → 2Y). Both sections operate over 2.0–6.0 V supply range with rail-to-rail input thresholds.
Propagation delay varies by section and supply voltage: 1Y path shows 115–175 ns max at VCC = 2.0 V (−40 to +125 °C), while 2Y path is faster (100–150 ns max). Output transition time is specified up to 110 ns max, and input capacitance is 3.5 pF per pin - critical for high-frequency fan-out and timing closure in synchronous logic designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered logic |
| tPLH/tPHL (1Y) | 11 ns typ. @ 5 V, 15 pF - defines maximum clock/data rate for 1Y-path logic chains |
| tPLH/tPHL (2Y) | 9 ns typ. @ 5 V, 15 pF - enables faster response in 2Y-path control signals |
| CI (Input Cap) | 3.5 pF - limits capacitive loading on driving stages and affects rise/fall time |
| CPD (Per Gate) | 18 pF - used to calculate dynamic power: PD = CPD × VCC² × fi + Σ(CL × VCC² × fo) |
| Logic Family | 74HC - pin-compatible with LSTTL, CMOS-level input thresholds, no static current draw |
Pinout & Package
74HC58D,652 is housed in a 14-pin Small Outline (SO14) package, 8.65 mm × 3.9 mm body, 1.27 mm pitch, with gull-wing leads and moisture sensitivity level (MSL) 1 - suitable for reflow soldering without baking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 12, 13, 9, 10, 11 | 1A to 1F | Six inputs to first AND-OR section: grouped as three 2-input ANDs (1A/1B, 1C/1D, 1E/1F) feeding 3-input OR |
| 2, 3, 4, 5 | 2A to 2D | Four inputs to second AND-OR section: two 2-input ANDs (2A/2B, 2C/2D) feeding 2-input OR |
| 6, 8 | 1Y, 2Y | Outputs of respective AND-OR sections - standard CMOS push-pull, no open-drain |
| 7 | GND | Digital ground reference - must be low-impedance return path for all internal switching currents |
| 14 | VCC | Positive supply - decoupling capacitor (100 nF) required within 10 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetric gate structure | Enables mixed-complexity logic synthesis: 3-term AND-OR for priority encoding, 2-term for fast enable gating |
| JEDEC 7A compliance | Guarantees interoperability with legacy 74LS and 74F TTL families without level shifters |
| Low input capacitance (3.5 pF) | Reduces loading on preceding drivers - supports >10 fan-out at 10 MHz without signal degradation |
| Wide VCC range (2–6 V) | Allows direct interface with 3.3 V microcontrollers and 5 V legacy peripherals in same system |
Applications
| Industrial Control Logic | Test Equipment Signal Routing |
|---|---|
Use Scenario: Combining multiple sensor fault flags into a single aggregated alarm output using priority-based OR logic. IC Role / Device Role / Timing Role: 74HC58D,652 implements fault-conditioned AND-OR gating: individual sensors ANDed with enable bits, then ORed to generate system-level alert. Use Value: Eliminates need for discrete diode-OR or microcontroller polling - reduces BOM count and latency to <12 ns at 5 V. | Use Scenario: Selecting between multiple instrument calibration reference paths based on mode register bits. IC Role / Device Role / Timing Role: 74HC58D,652 acts as programmable signal combiner: mode bits ANDed with reference source enables, then ORed to drive multiplexer control line. Use Value: Provides deterministic, glitch-free path selection with sub-10 ns propagation skew between channels. |
| Legacy System Bus Interface | Power Sequencing Supervisor |
Use Scenario: Translating multi-signal handshake protocols (e.g., RDY/BSY) between 5 V ISA bus and modern 3.3 V logic. IC Role / Device Role / Timing Role: 74HC58D,652 performs voltage-level compatible AND-OR logic for bus grant arbitration and cycle termination detection. Use Value: Maintains timing integrity across voltage domains without external level shifters or added propagation delay. | Use Scenario: Monitoring multiple power rail OK signals (VCC_CORE, VCC_IO, VCC_PLL) before releasing reset to FPGA. IC Role / Device Role / Timing Role: 74HC58D,652 implements fail-safe AND-OR voting: each rail ANDed with margin threshold, outputs ORed to assert global POWER_OK. Use Value: Ensures robust power-up sequencing with <15 ns worst-case delay - meets FPGA reset deassertion timing budgets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar combinational logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT58D,653 | TTL-compatible input thresholds (VIH = 2.0 V min), otherwise identical pinout and function | Better noise immunity in noisy industrial environments with TTL-level noise margins | Select when interfacing directly with 74LS/74F outputs without pull-ups |
| SN74LS58N | Bipolar TTL technology; higher ICC, narrower VCC (4.75–5.25 V), slower (25 ns typ. delay) | Compatible only in 5 V-only systems; not suitable for mixed-voltage or low-power designs | Choose only for legacy board repair where HC logic cannot be substituted |
Compared with 74HCT58D,653, the 74HC58D,652 offers lower static power and wider supply range but requires CMOS-level input drive; versus SN74LS58N, it delivers 2× speed and 10× lower quiescent current, enabling energy-efficient upgrades in existing socketed designs.
Availability
74HC58D,652 is available at Aetrix Electronics and suitable for industrial control logic, test equipment signal routing, legacy bus interface, and power sequencing supervisor applications requiring stable component supply and long-term obsolescence management.
Supply support for 74HC58D,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable logic, analog, and discrete components - spun off from Philips in 2017 with full IP and manufacturing continuity.
The 74HC58D,652 belongs to Nexperia's 74HC logic family, engineered for pin-compatible replacement of legacy TTL in industrial, automotive, and computing systems where low power, wide voltage operation, and JEDEC compliance are essential.
FAQ
What logic functions does the 74HC58D,652 implement?
The 74HC58D,652 implements two independent AND-OR gates: one 2-wide × 3-input structure (1A–1F → 1Y) and one 2-wide × 2-input structure (2A–2D → 2Y). Its truth table defines outputs as OR of ANDed inputs - e.g., 1Y = (1A·1B)+(1C·1D)+(1E·1F). This differs from standard AND/OR/NOT packages and enables compact priority encoding or conditional signal merging without additional gates.
Is the 74HC58D,652 pin-compatible with 74LS58?
Yes, the 74HC58D,652 is pin-compatible with 74LS58 and other 74xx58 variants in SO14 and DIP14 packages. Pin numbering, terminal functions (1A–1F, 2A–2D, 1Y, 2Y, VCC, GND), and logic behavior match exactly. However, 74HC58D,652 operates at lower current and wider voltage (2–6 V), so verify input drive strength and noise margins when replacing bipolar TTL.
What is the maximum operating temperature range for the 74HC58D,652?
The 74HC58D,652 is rated for operation from −40 °C to +125 °C ambient temperature. This extended range is validated per JEDEC 7A and supported by AC timing specifications up to +125 °C - making it suitable for under-hood automotive modules, industrial PLCs, and outdoor telecom equipment where thermal resilience is critical.
Does the 74HC58D,652 require external pull-up resistors on inputs?
No, the 74HC58D,652 does not require external pull-up resistors on inputs. Its CMOS inputs have high impedance and defined thresholds (VIH ≈ 0.7×VCC, VIL ≈ 0.3×VCC), so unused inputs must be tied to VCC or GND to prevent floating states and unintended switching. Pull-ups are unnecessary unless interfacing with open-collector sources or implementing wired-AND functions.
Can the 74HC58D,652 be used with a 3.3 V supply?
Yes, the 74HC58D,652 is fully specified for 3.3 V operation (VCC = 3.3 V). Propagation delays increase slightly versus 5 V (e.g., ~15 ns typ. for 1Y), but DC and AC parameters remain guaranteed across 2.0–6.0 V. It interfaces seamlessly with 3.3 V microcontrollers and FPGAs, provided input signals meet HC thresholds (VIH ≥ 2.3 V, VIL ≤ 0.99 V at VCC = 3.3 V).
74HC58D,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- AND/OR Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 10 Input (3, 3, 2, 2)
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74HC58D,652 FAQ
1.How can I place an order for 74HC58D,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC58D,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC58D,652 reliable?
The price and inventory of 74HC58D,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC58D,652 is usually 5 days.
3.What payment methods are accepted for 74HC58D,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC58D,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC58D,652?
74HC58D,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC58D,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC58D,652?
For technical support, including 74HC58D,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC58D,652 requirements.
6.How does Aetrix verify that 74HC58D,652 is sourced from the original manufacturer or authorized distributors?
All 74HC58D,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC58D,652 meets industry standards.
7.What is the process for return or replacement of 74HC58D,652?
All 74HC58D,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC58D,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC58D,652 part is unused and in its original packaging.
Return procedure for 74HC58D,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC58D,652 Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

