My Inquiry
My Account
Nexperia USA Inc. 74HC73PW,112
- Part No.:
- 74HC73PW,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74HC73PW,112.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,708
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC73PW,112 from Nexperia is a dual negative-edge-triggered JK flip-flop with asynchronous reset, designed for synchronous logic control in digital state machines and clock-domain interfacing. It operates from 2.0 V to 6.0 V, delivers 48 ns max propagation delay at 4.5 V, features Schmitt-trigger clock inputs for noise immunity, and supports industrial temperature range (−40 °C to +125 °C) in TSSOP14 package.
For engineers reviewing the 74HC73PW,112 datasheet, 74HC73PW,112 pinout, 74HC73PW,112 application, or 74HC73PW,112 equivalent, this page provides verified functional identity, validated pin roles, confirmed timing behavior under load, real-world use cases in edge-sensitive control circuits, and cross-reference alternatives with documented electrical and functional distinctions.
Technical Context
The device implements two independent JK flip-flops sharing no internal coupling-each with dedicated J, K, clock (nCP), and asynchronous reset (nR) inputs, plus complementary nQ/nQ outputs. Clock triggering occurs on HIGH-to-LOW transitions, requiring stable J/K inputs one setup time (min. 14 ns at 6.0 V) prior to the falling edge.
Asynchronous reset (nR) forces nQ = LOW and nQ = HIGH regardless of clock state; Schmitt-trigger action on nCP enables robust operation with slow-rising/falling clocks; input clamp diodes allow safe interfacing to voltages beyond VCC using current-limiting resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered logic |
| Propagation delay (nCP → nQ) | 15 ns typ. / 41 ns max at 6.0 V - defines maximum clock-to-output timing budget in critical paths |
| Maximum clock frequency | 24 MHz min. at −40 °C to +125 °C - sets upper limit for reliable toggle rate in extended-temperature applications |
| Input hysteresis (nCP) | Schmitt-trigger threshold - enables clean edge detection on noisy or slow-ramping clock signals |
| Output drive strength | ±4 mA at 4.5 V - sufficient to drive 10 LS-TTL loads or moderate capacitive bus loads |
| Operating temperature | −40 °C to +125 °C - qualified for under-hood, industrial control, and power-conversion environments |
| ESD protection | HBM >2000 V, CDM >1000 V - ensures robustness during PCB handling and assembly |
Pinout & Package
TSSOP14 plastic thin shrink small outline package (SOT402-1); 14-lead, 4.4 mm body width, 0.65 mm pitch; surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5 (1CP, 2CP) | Clock input (negative-edge triggered) | Falling-edge sensitive; Schmitt-triggered for noise tolerance; requires stable J/K ≥14 ns before edge at 6 V |
| 2, 6 (1R, 2R) | Asynchronous reset (active LOW) | Overrides clock and data; forces nQ = LOW / nQ = HIGH immediately; no setup/hold dependency |
| 3, 10 (1K, 2K) | Synchronous K input | Controls toggle/reset behavior on next clock edge; must meet setup/hold timing relative to nCP |
| 4 | VCC | Positive supply rail; decoupling capacitor required within 10 mm for stable high-speed switching |
| 7, 14 (2J, 1J) | Synchronous J input | Controls toggle/set behavior on next clock edge; functionally paired with corresponding K input |
| 8, 13 (2Q, 1Q) | Complement output | True inverse of Q output; usable as feedback or differential signaling node |
| 9, 12 (2Q, 1Q) | True output | Primary registered output; toggles, sets, resets, or holds based on J/K and clock sequence |
| 11 | GND | Reference ground plane; must be low-impedance and tied directly to VCC decoupling capacitor ground |
Key Features
| Feature | Design Value |
|---|---|
| CMOS low-power operation | ICC ≤ 80 μA max at 6.0 V - enables multi-stage logic in power-constrained embedded controllers |
| Wide VCC range (2.0–6.0 V) | Eliminates level-shifting between 3.3 V microcontrollers and 5 V legacy peripherals |
| Asynchronous reset per flip-flop | Enables independent initialization of dual control channels without shared reset propagation delay |
| Latch-up immunity >100 mA | Meets JESD78 Class II Level B - prevents destructive latch-up during transient overvoltage events |
| Input clamp diodes | Allows safe interface to 12 V control signals via series resistor, avoiding external protection components |
Applications
| Industrial PLC Input Latching | Digital Power Sequencing Control |
|---|---|
|
Use Scenario: Capturing momentary push-button states in programmable logic controller I/O modules. IC Role / Device Role / Timing Role: Dual JK flip-flop latches rising/falling edges of mechanical switch inputs; asynchronous reset clears state on system reboot. Use Value: Eliminates need for external debounce circuitry; Schmitt-trigger clock input rejects contact bounce noise without RC filtering. |
Use Scenario: Controlling startup order of multiple DC-DC converters in telecom power supplies. IC Role / Device Role / Timing Role: One flip-flop stages enable signals with precise delay; second manages fault lockout via J/K-controlled hold mode. Use Value: Provides deterministic sequencing without microcontroller intervention; 125 °C rating supports operation near hot power stages. |
| Motor Phase Commutation Logic | Legacy Bus Interface Synchronization |
|
Use Scenario: Generating commutation timing for 3-phase BLDC motor drivers using Hall sensor inputs. IC Role / Device Role / Timing Role: JK flip-flops convert quadrature Hall signals into six-step commutation states; reset initializes rotor position on power-up. Use Value: Enables hardware-based commutation with sub-50 ns timing resolution; TTL-compatible outputs drive gate driver inputs directly. |
Use Scenario: Synchronizing asynchronous data strobes from legacy parallel buses (e.g., ISA, PC/104) to modern FPGA clock domains. IC Role / Device Role / Timing Role: Negative-edge-triggered capture of address/data valid signals; complement outputs feed metastability-hardened synchronizer chains. Use Value: Reduces MTBF of domain-crossing failures by eliminating single-point sampling; 2.0 V minimum VCC supports 2.5 V FPGA I/O banks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual JK flip-flop with reset applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC73PWR | Same logic function, SOIC-14 package (SOT108-1); 3.9 mm body width; 10.1 mW/K thermal derating above 100 °C | Better board-level thermal dissipation in high-airflow environments; less space-efficient than TSSOP | Select when PCB layout prioritizes thermal margin over footprint density |
| 74HCT73PW,112 | TTL-compatible input thresholds (VIH = 2.0 V min); identical TSSOP14 package and pinout | Interoperates directly with 5 V TTL logic without level shifters; higher ICC at 6 V due to HCT process | Select when integrating with legacy 5 V TTL systems where input voltage compatibility is critical |
Compared with SN74HC73PWR, the 74HC73PW,112 offers 25 % smaller PCB area and tighter thermal resistance in compact enclosures; compared with 74HCT73PW,112, it reduces static power by 3× at 5 V but requires explicit level translation when driven by 5 V TTL sources.
Availability
74HC73PW,112 is available at Aetrix Electronics and suitable for industrial automation, digital power management, motor control, and legacy interface bridging requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HC73PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions optimized for efficiency, reliability, and manufacturability in high-volume applications.
The 74HC73 belongs to Nexperia's HC-series high-speed CMOS logic family, engineered for low-power, wide-supply digital control in industrial, automotive (non-safety), and computing infrastructure systems.
FAQ
What is the minimum pulse width required on the nR (reset) input for reliable assertion?
The minimum nR pulse width is 14 ns at VCC = 6.0 V, 20 ns at VCC = 4.5 V, and 22 ns at VCC = 2.0 V, as specified in the tW parameter under Dynamic Characteristics. This ensures full internal reset propagation across process/voltage/temperature corners without metastability.
Can the 74HC73PW,112 operate reliably with a 3.3 V supply driving 5 V-tolerant inputs?
Yes - its input structure includes clamp diodes and supports VI up to VCC + 0.5 V. When powered at 3.3 V, it safely accepts 5 V logic inputs if a current-limiting resistor ≥1 kΩ is used, per Section 1 of the datasheet.
Does the device support simultaneous toggle of both flip-flops on a shared clock edge?
Yes - both flip-flops share no internal coupling and respond independently to the same nCP edge. Their outputs update simultaneously if J/K inputs are stable and meet setup/hold requirements, enabling synchronized dual-state updates.
How does the Schmitt-trigger clock input affect timing analysis in synchronous designs?
The Schmitt trigger eliminates ambiguity in clock edge detection but adds fixed input hysteresis; timing margins must still respect the specified tSU (14 ns min at 6 V) and tH (3 ns min) relative to the actual crossing point of the input waveform through the Schmitt thresholds.
74HC73PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 83 MHz
- Max Propagation Delay @ V, Max CL:
- 27ns @ 6V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 3.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
74HC73PW,112 FAQ
1.How can I place an order for 74HC73PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC73PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC73PW,112 reliable?
The price and inventory of 74HC73PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC73PW,112 is usually 5 days.
3.What payment methods are accepted for 74HC73PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC73PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC73PW,112?
74HC73PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC73PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC73PW,112?
For technical support, including 74HC73PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC73PW,112 requirements.
6.How does Aetrix verify that 74HC73PW,112 is sourced from the original manufacturer or authorized distributors?
All 74HC73PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC73PW,112 meets industry standards.
7.What is the process for return or replacement of 74HC73PW,112?
All 74HC73PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC73PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC73PW,112 part is unused and in its original packaging.
Return procedure for 74HC73PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC73PW,112 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
