onsemi 74HC86DR2G
- Part No.:
- 74HC86DR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HC86DR2G.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,501
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC86DR2G from onsemi is a quad 2-input exclusive-OR (XOR) gate in SOIC-14 package, operating from 2.0 V to 6.0 V, with propagation delay ≤26 ns at 6.0 V and output drive capability of 10 LSTTL loads. It performs logic-level signal comparison and parity generation in digital control circuits.
For engineers reviewing the 74HC86DR2G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range, propagation delay at 5 V, input/output voltage thresholds, and SOIC-14 thermal derating behavior under continuous operation.
Technical Context
The 74HC86DR2G implements four independent CMOS XOR gates using high-performance silicon-gate technology. Each gate computes Y = A ⊕ B with true complementary outputs and supports rail-to-rail input logic levels across its full 2.0–6.0 V supply range.
It features TTL-compatible inputs when pulled up, operates from –55 °C to +125 °C, and delivers guaranteed VOH ≥5.48 V and VOL ≤0.40 V at 6.0 V/5.2 mA load - enabling direct interfacing with legacy TTL and modern CMOS systems without level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input XOR (Y = A ⊕ B), no internal inversion or enable control |
| Supply Voltage Range | 2.0 V to 6.0 V - supports dual-supply systems and battery-powered 3.3 V/5 V logic domains |
| Propagation Delay (tPLH/tPHL) | ≤26 ns at VCC = 6.0 V, CL = 50 pF - enables reliable operation up to ~15 MHz toggle frequency |
| Output Drive | ±5.2 mA at VCC = 6.0 V - drives 10 LSTTL loads or fan-out of ≥20 HC/HCT gates |
| Input Thresholds (VIH/VIL) | VIH = 4.2 V, VIL = 1.8 V at VCC = 6.0 V - ensures noise margin >1.2 V in 5 V systems |
| ESD Rating | HBM 2000 V - meets industrial handling requirements without special ESD precautions |
Pinout & Package
74HC86DR2G is housed in a Pb-free SOIC-14 (Case 751A) package, 8.55–8.75 mm × 3.80–4.00 mm × 1.35–1.75 mm, with standard 1.27 mm pitch and gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 9, 10, 12, 13 | Input A/B for Gates 1–4 | Dedicated XOR inputs; each pair (e.g., Pin 1=A1, Pin 2=B1) feeds one gate |
| 3, 6, 8, 11 | Output Y1–Y4 | True XOR outputs; no open-drain or three-state capability |
| 7 | GND | Ground reference for all inputs, outputs, and internal circuitry |
| 14 | VCC | Positive supply rail; must be decoupled locally to suppress switching noise |
Key Features
| Feature | Design Value |
|---|---|
| CMOS + TTL compatibility | Inputs accept LSTTL levels with pull-up resistors; outputs directly drive CMOS/NMOS/TTL loads |
| Wide temperature range | –55 °C to +125 °C operation - qualified for automotive under-hood and industrial control environments |
| Low static power | ICC ≤40 µA at VCC = 6.0 V and TA = 125 °C - enables always-on logic monitoring without thermal penalty |
| Pb-free packaging | RoHS-compliant SOIC-14 with matte tin lead finish - compatible with standard SnPb and lead-free reflow profiles |
| High noise immunity | Typical noise margin >1.2 V at 5 V - suppresses false triggering in electrically noisy PLC or motor-drive PCBs |
Applications
| Parity Generator / Checker | Digital Comparator |
|---|---|
Use Scenario: Generating or verifying even/odd parity bits across 4-bit data buses in UART peripherals or memory controllers. IC Role / Device Role / Timing Role: Performs bitwise XOR aggregation across parallel data lines to produce single parity status output. Use Value: Enables real-time error detection with zero latency overhead and no external timing components required. |
Use Scenario: Detecting equality between two 2-bit binary words in microcontroller I/O expansion or sensor interface logic. IC Role / Device Role / Timing Role: Compares corresponding bits (A0 vs B0, A1 vs B1); output low only when both bits match. Use Value: Delivers deterministic 26 ns response at 6 V - faster than software-based comparison in resource-constrained MCUs. |
| Control Signal Inverter | Phase Detection |
Use Scenario: Inverting enable signals conditioned by multiple safety interlocks in industrial motion controllers. IC Role / Device Role / Timing Role: Acts as programmable logic element where XOR truth table maps interlock states to safe/unsafe output. Use Value: Provides hardware-level fail-safe response with guaranteed sub-30 ns propagation - immune to firmware hangs. |
Use Scenario: Detecting relative phase alignment between two square-wave clock signals in PLL lock indicators or encoder interfaces. IC Role / Device Role / Timing Role: Outputs high pulse when inputs are out-of-phase; used as edge-sensitive phase discriminator. Use Value: Supports 15 MHz input toggling with predictable duty cycle - eliminates need for analog comparators or FPGA logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC86DR | Same logic function and SOIC-14 package; TI version has slightly higher ICC (60 µA max at 125 °C) and lower ESD rating (HBM 2000 V same, but MM only 100 V) | Valid for cost-sensitive industrial designs where TI's qualification scope matches system requirements | Prefer 74HC86DR2G when extended temperature reliability or machine-model ESD robustness is critical |
| MC74HC86ADTR2G | Identical onsemi part in TSSOP-14; same electrical specs but 4.9 mm × 4.4 mm footprint and 0.65 mm pitch | Suitable for space-constrained PCBs where SOIC-14 layout area is unavailable | Select 74HC86DR2G for legacy through-hole-compatible layouts or thermal management priority |
Compared with SN74HC86DR and MC74HC86ADTR2G, the 74HC86DR2G offers identical functional behavior with superior machine-model ESD tolerance and optimized thermal derating (–7 mW/°C above 65 °C), making it preferred for high-reliability industrial control modules.
Availability
74HC86DR2G is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and medical diagnostic equipment requiring stable component supply and long-term manufacturing continuity.
Supply support for 74HC86DR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and logic solutions for automotive, industrial, and cloud infrastructure markets.
The 74HC86DR2G belongs to the high-speed CMOS logic family designed for drop-in replacement of legacy TTL gates while delivering lower power, wider voltage range, and enhanced noise immunity in real-world embedded systems.
FAQ
What logic family does the 74HC86DR2G belong to, and how does it differ from LS-TTL versions?
The 74HC86DR2G is a high-speed CMOS device with silicon-gate technology, offering 2.0–6.0 V operation, µA-level quiescent current, and rail-to-rail noise margins. Unlike LS-TTL (e.g., 74LS86), it draws negligible static power, tolerates wider supply variation, and provides higher fan-out without external pull-ups - though it requires proper input termination to avoid floating nodes.
Can the 74HC86DR2G operate reliably at 3.3 V, and what are the guaranteed output levels at that voltage?
Yes, the 74HC86DR2G is fully specified down to 2.0 V. At VCC = 3.3 V and TA = 25 °C, VOH ≥3.17 V and VOL ≤0.33 V under 4.0 mA load, providing >0.8 V noise margin for 3.3 V CMOS systems. Propagation delay is ≤31 ns, supporting up to ~10 MHz toggle rates in typical PCB layouts.
Is the 74HC86DR2G pin-compatible with the older 74LS86, and can it be used as a direct replacement?
Yes, the 74HC86DR2G is pin-identical to the 74LS86 and shares the same SOIC-14 pinout. However, due to higher input impedance and lack of internal pull-downs, unused inputs must be tied to VCC or GND - unlike LS-TTL, which tolerates open inputs. No PCB changes are needed, but design review of input biasing is required.
What is the maximum operating temperature for continuous use of the 74HC86DR2G, and how does thermal derating apply?
The 74HC86DR2G is rated for continuous operation from –55 °C to +125 °C. For SOIC-14 packages, power dissipation must be derated by –7 mW/°C above 65 °C ambient. At 125 °C, maximum allowed PD drops to 450 mW - sufficient for typical logic-level switching with <10% duty cycle.
Does the 74HC86DR2G support mixed-voltage interfacing, such as connecting 5 V inputs to a 3.3 V powered device?
No - the 74HC86DR2G does not support mixed-voltage operation. Input voltage must remain within 0 V to VCC. Applying 5 V to a 3.3 V-powered 74HC86DR2G violates absolute maximum ratings (Vin ≤ VCC + 0.5 V) and risks permanent damage. Level-shifting circuitry is required for cross-voltage domain interfacing.
74HC86DR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 17ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
74HC86DR2G FAQ
1.How can I place an order for 74HC86DR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC86DR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC86DR2G reliable?
The price and inventory of 74HC86DR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC86DR2G is usually 5 days.
3.What payment methods are accepted for 74HC86DR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC86DR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC86DR2G?
74HC86DR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC86DR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC86DR2G?
For technical support, including 74HC86DR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC86DR2G requirements.
6.How does Aetrix verify that 74HC86DR2G is sourced from the original manufacturer or authorized distributors?
All 74HC86DR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC86DR2G meets industry standards.
7.What is the process for return or replacement of 74HC86DR2G?
All 74HC86DR2G units undergo pre-shipment inspection (PSI). If there is an issue with 74HC86DR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC86DR2G part is unused and in its original packaging.
Return procedure for 74HC86DR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC86DR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

