Nexperia USA Inc. 74HCT02BQ,115
- Part No.:
- 74HCT02BQ,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
74HCT02BQ,115.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14DHVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT02BQ,115 from Nexperia is a quad 2-input NOR gate IC with TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), 4.5–5.5 V supply range, -40 °C to +125 °C operating temperature, and DHVQFN14 (SOT762-1) package with 14 terminals. It delivers 11 ns typical propagation delay at VCC = 4.5 V and supports logic-level translation in industrial control interface circuits.
For engineers reviewing the 74HCT02BQ,115 datasheet, 74HCT02BQ,115 pinout, 74HCT02BQ,115 application, or 74HCT02BQ,115 equivalent, this page provides verified pin functions, real-world timing behavior under 50 pF load, thermal-enhanced QFN package layout, and direct alternatives for board-level redesign or supply continuity planning.
Technical Context
This device implements four independent 2-input NOR gates using silicon-gate CMOS technology with TTL-level input compatibility. Each gate features input clamp diodes enabling safe interfacing to voltages exceeding VCC when used with current-limiting resistors.
It operates across a fixed 4.5–5.5 V supply range with guaranteed output drive of ±4.0 mA (VOH ≥ 3.98 V, VOL ≤ 0.26 V) and exhibits low static ICC (≤ 40 μA at +125 °C) and dynamic CPD = 24 pF - critical for power-sensitive embedded logic and noise-immune digital signal conditioning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NOR gate - enables compact implementation of negative-OR logic, reset generation, and enable/disable control in multi-channel systems. |
| Supply Voltage Range | 4.5 V to 5.5 V - matches standard 5 V TTL/CMOS system rails and ensures interoperability with legacy microcontrollers and peripherals. |
| Propagation Delay | 11 ns typ (nA/nB → nY, CL = 50 pF, VCC = 4.5 V) - supports reliable operation up to ~30 MHz toggle rate in synchronous logic paths. |
| Input Thresholds | VIH = 2.0 V min, VIL = 0.8 V max - guarantees robust recognition of TTL outputs without level-shifting circuitry. |
| Output Drive | ±4.0 mA (VOH ≥ 3.98 V, VOL ≤ 0.26 V at VCC = 4.5 V) - sufficient to directly drive multiple 74-series inputs or small LED indicators. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O stages, and high-reliability power supply sequencers. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - reduces risk of field failure during handling and board assembly in unshielded environments. |
Pinout & Package
DHVQFN14 (SOT762-1) package: 2.5 mm × 3.0 mm × 0.85 mm body, leadless, thermally enhanced, 0.5 mm pitch, exposed die pad (non-soldered by default).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1Y | Output of Gate 1 - drives downstream logic or pull-up/pull-down networks; electrically isolated from other gates. |
| 2 | 1A | Input A of Gate 1 - accepts TTL-level signals; clamped to prevent overvoltage damage when driven above VCC. |
| 3 | 1B | Input B of Gate 1 - dual-input NOR requires both A and B LOW to assert HIGH output; symmetrical with 1A. |
| 4 | 2Y | Output of Gate 2 - independent channel; shares no internal nodes with Gate 1, enabling parallel logic paths. |
| 5 | 2A | Input A of Gate 2 - identical electrical specs to 1A; supports fan-in expansion without signal degradation. |
| 6 | 2B | Input B of Gate 2 - complements 2A for full 2-input NOR functionality per gate. |
| 7 | GND | Ground reference - must be low-impedance connection; serves as return path for all four gates' output currents. |
| 8 | 3A | Input A of Gate 3 - enables three-gate logic blocks (e.g., priority encoder front-end) without external buffering. |
| 9 | 3B | Input B of Gate 3 - paired with 3A; maintains consistent timing across all four gates (tpd matching ≤ ±1 ns). |
| 10 | 3Y | Output of Gate 3 - routed separately to avoid crosstalk; usable for asynchronous interrupt generation. |
| 11 | 4A | Input A of Gate 4 - final input pair; allows full utilization of quad structure in state-machine decode logic. |
| 12 | 4B | Input B of Gate 4 - completes functional set; supports active-LOW enable schemes with minimal component count. |
| 13 | 4Y | Output of Gate 4 - highest-numbered output; often used for system-wide fault indication or watchdog reset assertion. |
| 14 | VCC | Positive supply - must be decoupled locally (e.g., 100 nF ceramic) due to fast edge rates and QFN package inductance. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | VIH = 2.0 V min / VIL = 0.8 V max at 4.5–5.5 V - eliminates need for external level shifters when interfacing with 5 V microcontrollers or legacy peripherals. |
| Thermally enhanced QFN | DHVQFN14 (SOT762-1) with 9.6 mW/K derating above 98 °C - sustains full output drive at +125 °C ambient in enclosed industrial enclosures. |
| Input clamp diodes | Integrated protection on all 8 inputs - permits safe use with open-collector drivers or overvoltage sources via series resistors (e.g., 1 kΩ). |
| High noise immunity | Typical noise margin > 1.2 V (VCC = 5 V) - rejects EMI in motor-drive control boards and switching power supply feedback loops. |
| Low quiescent current | ICC ≤ 40 μA at +125 °C - minimizes standby power in battery-backed systems and always-on sensor interfaces. |
Applications
| Industrial PLC Input Module | Automotive Body Control Unit |
|---|---|
|
Use Scenario: Detecting open/closed status of 4 mechanical switches in a DIN-rail mounted I/O module. IC Role / Device Role / Timing Role: NOR gate converts each switch-to-GND signal into active-HIGH logic level; no external pull-ups required due to internal clamping. Use Value: Reduces BOM count by eliminating 8 discrete pull-up resistors and improves EMC robustness via integrated input protection. |
Use Scenario: Generating synchronized reset pulses for 4 CAN transceiver ICs during vehicle power-up sequencing. IC Role / Device Role / Timing Role: Quad NOR acts as OR-inverted reset combiner - any transceiver asserting 'reset' forces global reset assertion. Use Value: Ensures deterministic startup order without software intervention; meets ISO 11898-2 timing requirements for simultaneous reset release. |
| Medical Infusion Pump Controller | Energy Meter Communication Interface |
|
Use Scenario: Validating dual-redundant door interlock sensors before enabling motor actuation in Class II medical equipment. IC Role / Device Role / Timing Role: Two NOR gates implement AND-logic (via De Morgan) for safety-critical enable path; remaining gates monitor fault flags. Use Value: Achieves SIL-2 compliance through hardware-based voting logic, independent of MCU firmware execution. |
Use Scenario: Isolating RS-485 transceiver enable signals from microcontroller GPIO pins in smart electricity meters. IC Role / Device Role / Timing Role: NOR gate inverts MCU output to match transceiver's active-LOW enable pin while adding noise filtering via input hysteresis. Use Value: Prevents bus contention during MCU reset by guaranteeing transceiver disable until firmware initializes GPIO states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT02PW,118 | TSSOP14 package (SOT402-1); 4.4 mm body width; 7.3 mW/K thermal derating above 81 °C. | Better PCB assembly yield in low-volume hand-soldered prototypes; lower thermal performance at +125 °C vs. DHVQFN. | Select when prioritizing reworkability over thermal density; verify trace width for GND plane coupling in high-current designs. |
| SN74HCT02DR | SOIC-14 package (D); 3.9 mm body width; JEDEC MS-012 compliant; 10.1 mW/K derating above 100 °C. | Higher board space requirement; proven reliability in legacy industrial designs; easier test probe access. | Choose for drop-in replacement in existing SOIC footprints or where automated optical inspection (AOI) requires larger solder joints. |
Compared with 74HCT02BQ,115, the TSSOP variant trades thermal efficiency for assembly flexibility, while the SOIC version sacrifices miniaturization for long-term supply stability and test accessibility - selection depends on thermal budget, volume production method, and legacy footprint constraints.
Availability
74HCT02BQ,115 is available at Aetrix Electronics and suitable for industrial PLC input modules, automotive body control units, medical infusion pump controllers, and energy meter communication interfaces requiring stable component supply across extended temperature ranges.
Supply support for 74HCT02BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with core expertise in automotive-grade and industrial reliability assurance.
The 74HCT02BQ,115 belongs to Nexperia's HCT logic family, engineered specifically for seamless integration between TTL and CMOS systems in harsh-environment applications demanding wide temperature operation and robust ESD tolerance.
FAQ
Is the exposed thermal pad on the DHVQFN14 package required to be soldered to ground?
No. Per Nexperia's datasheet footnote, the exposed pad (terminal 1 index area) has no electrical or mechanical requirement to be soldered. If connected, it must remain floating or tied to GND - never left as a floating metal island to avoid parasitic coupling or solder voiding risks.
Can 74HCT02BQ,115 operate reliably at 4.2 V supply?
No. The 74HCT02BQ,115 is specified only for 4.5 V to 5.5 V operation. At 4.2 V, VIH minimum drops below guaranteed TTL threshold (2.0 V), risking misreads of HIGH inputs; VOH also degrades below 3.7 V, increasing susceptibility to noise-induced logic errors.
What is the maximum capacitive load this device can drive while maintaining specified tpd?
The datasheet specifies dynamic characteristics at CL = 50 pF. While the device can drive higher loads, propagation delay increases linearly with capacitance - e.g., at CL = 100 pF, tpd rises to ~35 ns (extrapolated from 23 ns at 50 pF). For timing-critical paths, keep CL ≤ 50 pF or recalculate setup/hold margins.
How does the input clamp diode affect interfacing with 12 V open-collector sensors?
With a 1 kΩ series resistor, the clamp diode limits input voltage to ~5.7 V (VCC + 0.7 V), protecting the gate. Current into the diode is (12 V − 5.7 V)/1 kΩ = 6.3 mA - within the ±20 mA absolute maximum rating, making this interface safe and widely deployed in industrial sensor wiring.
74HCT02BQ,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HCT
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 4mA, 4mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 19ns @ 4.5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DHVQFN (2.5x3)
74HCT02BQ,115 FAQ
1.How can I place an order for 74HCT02BQ,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT02BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT02BQ,115 reliable?
The price and inventory of 74HCT02BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT02BQ,115 is usually 5 days.
3.What payment methods are accepted for 74HCT02BQ,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT02BQ,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT02BQ,115?
74HCT02BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT02BQ,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT02BQ,115?
For technical support, including 74HCT02BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT02BQ,115 requirements.
6.How does Aetrix verify that 74HCT02BQ,115 is sourced from the original manufacturer or authorized distributors?
All 74HCT02BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT02BQ,115 meets industry standards.
7.What is the process for return or replacement of 74HCT02BQ,115?
All 74HCT02BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT02BQ,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT02BQ,115 part is unused and in its original packaging.
Return procedure for 74HCT02BQ,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT02BQ,115 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

