My Inquiry
My Account
onsemi 74HCT04DR2G
- Part No.:
- 74HCT04DR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HCT04DR2G.pdf
- Description:
- IC INVERTER 6CH 1-INP 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,071
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT04DR2G from onsemi is a hex inverter IC with LSTTL-compatible inputs, designed for level-shifting between TTL/NMOS and high-speed CMOS logic domains. It operates from 4.5 V to 5.5 V, delivers ±4 mA output drive at VCC = 4.5 V, exhibits 19 ns max propagation delay at 125°C, and supports industrial temperature range (–55°C to +125°C). It is used in digital interface buffering and logic inversion within mixed-voltage control systems.
For engineers reviewing the 74HCT04DR2G datasheet, pinout, applications, or equivalent options, key selection criteria include its TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), guaranteed 4.4 V high-level output at 4 mA load, SOIC-14 Pb-free package, and JEDEC Std. 7A compliance.
Technical Context
The 74HCT04DR2G implements six independent CMOS inverters using silicon-gate technology, with inputs engineered to match LSTTL voltage levels-ensuring reliable recognition of 0.8 V low and 2.0 V high thresholds. Each inverter drives up to 10 LSTTL loads and interfaces directly to CMOS, NMOS, and TTL families without external level-shifting circuitry.
It features low input current (±0.1 µA typical), 10 pF max input capacitance, and operates across –55°C to +125°C with supply voltage tightly regulated between 4.5 V and 5.5 V. The device includes ESD protection rated at 2000 V HBM and complies with JEDEC Standard No. 7A for TTL compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Six independent inverters (Y = A̅) with no internal interconnection |
| Supply Voltage Range | 4.5 V to 5.5 V - ensures stable operation in 5 V ±10% rail systems |
| Input Thresholds | VIL ≤ 0.8 V, VIH ≥ 2.0 V - guarantees interoperability with legacy LSTTL outputs |
| Output Drive | ±4.0 mA at VCC = 4.5 V - sufficient to drive 10 LSTTL loads per gate |
| Propagation Delay | 19 ns max (A→Y, TA ≤ 125°C, CL = 50 pF) - enables use in sub-25 MHz digital timing paths |
| Operating Temperature | –55°C to +125°C - qualified for extended industrial and automotive under-hood environments |
| ESD Rating | HBM 2000 V - provides robust handling during board assembly and field service |
Pinout & Package
74HCT04DR2G is housed in a Pb-free SOIC-14 package (Case 751A), 8.55 mm × 3.80 mm footprint, 1.75 mm height, with standard 1.27 mm pitch and gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Inverter Inputs (A1–A6) | Accept TTL-compatible logic signals; must be tied to VCC or GND if unused |
| 2, 4, 6, 8, 10, 12 | Inverter Outputs (Y1–Y6) | Provide inverted CMOS-level outputs; left open if unused |
| 7 | GND | Ground reference for all inputs, outputs, and internal circuitry |
| 14 | VCC | Positive supply rail (4.5–5.5 V); requires local decoupling capacitor |
Key Features
| Feature | Design Value |
|---|---|
| LSTTL-Compatible Inputs | Enables direct connection to 74LS/74ALS outputs without pull-ups or level translators |
| CMOS Output Compatibility | Drives 74HC, 74AC, and other CMOS families at full speed with rail-to-rail swing |
| Low Input Current | ±0.1 µA max at VCC = 5.5 V - minimizes loading on upstream drivers and reduces power in fan-out-heavy designs |
| Pb-Free SOIC-14 Packaging | Meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level MSL3 |
| JEDEC Std. 7A Compliance | Guarantees interoperability with industry-standard TTL logic families across temperature and voltage ranges |
Applications
| Industrial PLC I/O Conditioning | Automotive Body Control Module Logic |
|---|---|
Use Scenario: Inverting sensor status signals (e.g., door open/closed, brake switch) before feeding into microcontroller GPIOs with strict noise immunity requirements. IC Role / Device Role / Timing Role: Signal polarity correction and voltage-level adaptation from 5 V TTL sensors to 5 V CMOS MCU inputs. Use Value: Eliminates need for discrete resistor networks or additional logic stages while maintaining <19 ns timing margin for real-time response. | Use Scenario: Buffering and inverting wake-up signals between LIN transceivers and low-power microcontrollers in sleep/wake sequencing circuits. IC Role / Device Role / Timing Role: Isolating and conditioning low-current control signals in battery-sensitive subsystems. Use Value: Delivers 0.1 µA max input leakage and 4.4 V VOH at 4 mA - ensuring reliable wake detection even at end-of-battery-life voltages. |
| Legacy System Interface Adapter | Test Equipment Digital Pattern Generator |
Use Scenario: Interfacing vintage 74LS-based logic analyzers or function generators to modern FPGA-based test controllers operating at 5 V CMOS levels. IC Role / Device Role / Timing Role: Bidirectional voltage translation layer preserving signal integrity across technology generations. Use Value: Matches LS input thresholds and drives HC/AC loads with <10 pF input capacitance - preventing waveform distortion at 20 MHz toggle rates. | Use Scenario: Generating complementary clock enable/disable strobes in automated test fixtures requiring precise edge alignment and minimal skew. IC Role / Device Role / Timing Role: Low-skew inverter bank synchronizing multiple DUT control lines from a single master clock edge. Use Value: 19 ns max tPLH/tPHL mismatch across all six channels ensures <1 ns inter-channel skew at 5 V, critical for parallel test vector timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT04DR | Identical logic, same SOIC-14 package, TI-branded; VOH spec min 4.4 V at 4 mA (same), but ICC quiescent current slightly higher (max 40 µA vs. 20 µA at 125°C) | Valid for drop-in replacement where TI sourcing preference or dual-sourcing strategy applies; identical pinout and AC specs | Select when TI supply chain alignment or qualification documentation (e.g., AEC-Q100 reports) is required |
| MC74HCT04ADR2G | Same onsemi die, identical electrical specs and SOIC-14 packaging; differs only in date code format and traceability marking per ON Semiconductor internal revision control | No functional or layout impact; fully interchangeable in production and repair contexts | Prefer when continuity with existing onsemi BOMs or legacy design documentation references MC74HCT04 is needed |
Compared with SN74HCT04DR and MC74HCT04ADR2G, the 74HCT04DR2G offers the lowest specified quiescent ICC (20 µA max at 125°C), tighter input leakage control (±0.1 µA), and explicit Pb-free compliance labeling per orderable suffix - making it optimal for long-lifecycle industrial deployments where parametric margin and regulatory traceability are prioritized.
Availability
74HCT04DR2G is available at Aetrix Electronics and suitable for industrial PLC I/O conditioning, automotive body control modules, and legacy system interface adapters requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for 74HCT04DR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, cloud, and medical markets.
The 74HCT04DR2G belongs to the HCT (High-speed CMOS TTL-compatible) logic family, engineered to bridge legacy TTL systems with modern CMOS designs while maintaining industrial-grade reliability and wide-temperature operation.
FAQ
What is the maximum propagation delay of the 74HCT04DR2G at 125°C?
The 74HCT04DR2G has a maximum propagation delay (tPLH/tPHL) of 19 ns at VCC = 5.0 V, CL = 50 pF, and TA = 125°C. This value is guaranteed across the full operating temperature range and reflects worst-case performance for timing-critical digital interface design.
Does the 74HCT04DR2G support 3.3 V operation?
No, the 74HCT04DR2G is not rated for 3.3 V operation. Its recommended supply voltage range is strictly 4.5 V to 5.5 V. Operating below 4.5 V may result in undefined input thresholds, reduced noise margins, and failure to meet VOH/VOL specifications - the 74HCT04DR2G must be used only in 5 V systems.
Can unused inputs on the 74HCT04DR2G be left floating?
No, unused inputs on the 74HCT04DR2G must never be left floating. Each unconnected input pin must be tied to either VCC or GND to prevent metastability, excessive current draw, and potential oscillation. The 74HCT04DR2G datasheet explicitly mandates this practice to ensure stable DC operation and avoid increased power consumption.
Is the 74HCT04DR2G pin-compatible with the 74LS04?
Yes, the 74HCT04DR2G is pin-compatible with the 74LS04 in SOIC-14 packaging. Both devices share identical pin assignments (A1–A6 on odd pins 1/3/5/9/11/13, Y1–Y6 on even pins 2/4/6/8/10/12, VCC on pin 14, GND on pin 7), enabling direct replacement in existing layouts without PCB modification.
What is the input capacitance specification for the 74HCT04DR2G?
The 74HCT04DR2G has a maximum input capacitance (Cin) of 10 pF per input pin, measured at 25°C with VCC = 5.0 V. This low value minimizes capacitive loading on driving sources and supports clean signal edges in high-frequency digital interfaces up to 25 MHz.
74HCT04DR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 2 µA
- Current - Output High, Low:
- 4mA, 4mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 17ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
74HCT04DR2G FAQ
1.How can I place an order for 74HCT04DR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT04DR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT04DR2G reliable?
The price and inventory of 74HCT04DR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT04DR2G is usually 5 days.
3.What payment methods are accepted for 74HCT04DR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT04DR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT04DR2G?
74HCT04DR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT04DR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT04DR2G?
For technical support, including 74HCT04DR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT04DR2G requirements.
6.How does Aetrix verify that 74HCT04DR2G is sourced from the original manufacturer or authorized distributors?
All 74HCT04DR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT04DR2G meets industry standards.
7.What is the process for return or replacement of 74HCT04DR2G?
All 74HCT04DR2G units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT04DR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT04DR2G part is unused and in its original packaging.
Return procedure for 74HCT04DR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT04DR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
