Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi 74HCT04DTR2G

Name: 74HCT04DTR2G
Brand: onsemi
SKU: 74HCT04DTR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT04DTR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: 74HCT04DTR2G.pdf

Description:: IC INVERTER 6CH 1-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,675

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT04DTR2G from onsemi is a hex inverter IC with LSTTL-compatible inputs, designed for level-shifting between TTL/NMOS and high-speed CMOS logic domains. It operates from 4.5 V to 5.5 V, delivers ±4 mA output drive at V_CC = 4.5 V, exhibits 19 ns max propagation delay (−55°C to +125°C), and supports industrial temperature range (−55°C to +125°C). It is used in digital interface buffering, clock signal inversion, and bus line conditioning in industrial control systems.

For engineers reviewing the 74HCT04DTR2G datasheet, pinout, applications, or equivalent options, key selection criteria include TTL-compatible input thresholds (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V), guaranteed 4.4 V minimum high-level output at 4.5 V supply, TSSOP-14 Pb-free packaging, and JEDEC Std. 7A compliance for interoperability.

Technical Context

The 74HCT04DTR2G implements six independent CMOS inverter gates using silicon-gate technology, with inputs engineered to match LSTTL voltage thresholds-ensuring reliable recognition of TTL logic levels while driving CMOS loads. Its architecture avoids internal latching and provides rail-to-rail output swing under specified load conditions.

It features low input current (±0.1 µA typical), 10 LSTTL load drive capability per output, and ESD protection rated at 2000 V HBM. The device complies with JEDEC Standard No. 7A for TTL-compatible CMOS logic families and is qualified for operation across −55°C to +125°C ambient temperature.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - Ensures compatibility with standard 5 V TTL and CMOS systems without level translation circuitry.
Propagation Delay	19 ns max (−55°C to +125°C) - Enables reliable operation in 25 MHz+ digital timing paths with margin.
Output Drive	±4.0 mA at V_CC = 4.5 V - Sufficient to drive 10 LSTTL loads or multiple CMOS inputs without fanout limitation.
Input Thresholds	V_IL ≤ 0.8 V, V_IH ≥ 2.0 V - Guarantees unambiguous recognition of TTL logic states across full temperature range.
Operating Temperature	−55°C to +125°C - Qualified for use in extended-temperature industrial, automotive under-hood, and aerospace subsystems.
ESD Rating	HBM 2000 V - Provides robust handling tolerance during board assembly and field service.

Pinout & Package

TSSOP-14 package (Case 948G), 4.9 mm × 4.4 mm footprint, 0.65 mm pitch, Pb-free, moisture-sensitive level 1 (MSL1).

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Inverter Input (A1–A6)	Accepts TTL/NMOS-compatible logic signals; internally biased for noise immunity and threshold stability.
2, 4, 6, 8, 10, 12	Inverter Output (Y1–Y6)	CMOS-compatible rail-to-rail outputs capable of sourcing/sinking 4 mA at V_CC = 4.5 V.
7	GND	Ground reference for all inputs, outputs, and internal circuitry; must be low-impedance connection.
14	V_CC	Positive supply rail (4.5–5.5 V); decoupling capacitor (0.1 µF) required within 5 mm of this pin.

Key Features

Feature	Design Value
LSTTL-Compatible Inputs	Validates TTL logic levels directly-no external resistors or translators needed for legacy system integration.
10 LSTTL Load Drive	Supports fanout to standard TTL loads without buffering, simplifying bus interface design.
JEDEC Std. 7A Compliance	Ensures interoperability with industry-standard TTL and CMOS logic families across vendors.
Pb-Free TSSOP-14 Package	Meets RoHS Directive 2011/65/EU and facilitates lead-free reflow soldering in high-volume manufacturing.

Applications

Industrial PLC I/O Conditioning	Digital Bus Signal Inversion
Use Scenario: Inverting status signals from isolated input modules before feeding into microcontroller GPIOs. IC Role / Device Role / Timing Role: Level-shifting and polarity inversion of 5 V TTL-compatible sensor feedback lines. Use Value: Eliminates need for discrete transistor inverters; maintains signal integrity with <19 ns delay and <22 ns transition time.	Use Scenario: Reversing data direction control lines (e.g., DIR, OE) in bidirectional parallel interfaces. IC Role / Device Role / Timing Role: Logic inversion with deterministic timing and rail-to-rail output swing. Use Value: Ensures clean, fast edge transitions (<22 ns) critical for setup/hold timing in 8-bit or 16-bit data buses.
Legacy System Interface Adapter	Microcontroller Clock Domain Isolation
Use Scenario: Interfacing NMOS-based EPROM address latches to modern CMOS microcontrollers. IC Role / Device Role / Timing Role: Voltage-level translation and signal inversion between dissimilar logic families. Use Value: Matches TTL input thresholds while driving CMOS loads-no external biasing or pull-ups required.	Use Scenario: Inverting and distributing a master clock signal to peripheral modules requiring inverted phase. IC Role / Device Role / Timing Role: Low-skew, low-jitter inverter stage in clock tree distribution. Use Value: Propagation delay variation ≤2 ns across channels ensures tight skew control in synchronous systems.

Industrial PLC I/O Conditioning

Digital Bus Signal Inversion

Use Scenario: Inverting status signals from isolated input modules before feeding into microcontroller GPIOs.

IC Role / Device Role / Timing Role: Level-shifting and polarity inversion of 5 V TTL-compatible sensor feedback lines.

Use Value: Eliminates need for discrete transistor inverters; maintains signal integrity with <19 ns delay and <22 ns transition time.

Use Scenario: Reversing data direction control lines (e.g., DIR, OE) in bidirectional parallel interfaces.

IC Role / Device Role / Timing Role: Logic inversion with deterministic timing and rail-to-rail output swing.

Use Value: Ensures clean, fast edge transitions (<22 ns) critical for setup/hold timing in 8-bit or 16-bit data buses.

Legacy System Interface Adapter

Microcontroller Clock Domain Isolation

Use Scenario: Interfacing NMOS-based EPROM address latches to modern CMOS microcontrollers.

IC Role / Device Role / Timing Role: Voltage-level translation and signal inversion between dissimilar logic families.

Use Value: Matches TTL input thresholds while driving CMOS loads-no external biasing or pull-ups required.

Use Scenario: Inverting and distributing a master clock signal to peripheral modules requiring inverted phase.

IC Role / Device Role / Timing Role: Low-skew, low-jitter inverter stage in clock tree distribution.

Use Value: Propagation delay variation ≤2 ns across channels ensures tight skew control in synchronous systems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HCT04PW	TSSOP-14 package, identical electrical specs, TI-marked; same V_CC, propagation delay, and drive strength.	No functional difference; validated for same industrial temperature range and JEDEC 7A compliance.	Select when TI-sourced supply chain alignment or dual-sourcing strategy is required.
MC74HCT04AD	SOIC-14 package (Case 751A); otherwise identical AC/DC specs and logic behavior.	Requires PCB layout change due to larger SOIC footprint (8.75 mm × 4.0 mm vs. TSSOP's 5.1 mm × 4.5 mm).	Choose for through-hole prototyping, legacy board reuse, or where thermal mass benefits outweigh size constraints.

Compared with SN74HCT04PW and MC74HCT04AD, the 74HCT04DTR2G offers identical logic functionality and performance but in a space-optimized, Pb-free TSSOP-14 package-ideal for high-density industrial PCBs where footprint and RoHS compliance are prioritized over SOIC compatibility.

Availability

74HCT04DTR2G is available at Aetrix Electronics and suitable for industrial PLCs, embedded communication gateways, and automotive body control modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for 74HCT04DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The 74HCT04DTR2G belongs to the 74HCT logic family-designed specifically for TTL-to-CMOS interfacing in harsh-environment applications demanding wide temperature operation and robust noise immunity.

FAQ

What is the maximum operating temperature for the 74HCT04DTR2G?

The 74HCT04DTR2G is fully specified and qualified for continuous operation from −55°C to +125°C ambient temperature. This rating applies to both DC and AC parameters-including propagation delay, output drive, and input thresholds-as confirmed in the Recommended Operating Conditions table of the official datasheet (Rev. 1, March 2007). Derating is not required within this range.

Does the 74HCT04DTR2G require external pull-up or pull-down resistors on unused inputs?

Yes-the 74HCT04DTR2G requires all unused inputs to be tied to a valid logic level (V_CC or GND) to prevent floating nodes that could cause excessive ICC current, oscillation, or increased power consumption. The datasheet explicitly states: "Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_CC)." Leaving them open violates recommended operating conditions.

Is the 74HCT04DTR2G pin-compatible with the older 74LS04?

Yes-the 74HCT04DTR2G shares identical pinout and logic function with the 74LS04, as confirmed by the datasheet statement: "The HCT04A is identical in pinout to the LS04." This applies to all packages including TSSOP-14. However, note that the 74HCT04DTR2G draws significantly lower quiescent current and operates over a wider temperature range than the bipolar 74LS04.

What is the output drive capability of the 74HCT04DTR2G at 5.0 V supply?

At V_CC = 5.0 V, the 74HCT04DTR2G guarantees ±4.0 mA output current per inverter stage under DC conditions (V_OH ≥ 4.4 V, V_OL ≤ 0.40 V), enabling direct drive of up to 10 LSTTL loads. This value is specified in the DC Characteristics table for |I_OUT| ≤ 4.0 mA test condition and holds across −55°C to +125°C.

Can the 74HCT04DTR2G be used with a 3.3 V supply?

No-the 74HCT04DTR2G is not rated for 3.3 V operation. Its Recommended Operating Conditions specify V_CC = 4.5 V to 5.5 V only. At 3.3 V, input thresholds (V_IH ≥ 2.0 V, V_IL ≤ 0.8 V) become non-functional relative to 3.3 V logic levels, and output drive collapses below specification. Use 74AHCT04 or 74LVC04 for 3.3 V compatibility.

74HCT04DTR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HCT

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 17ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

74HCT04DTR2G FAQ

1.How can I place an order for 74HCT04DTR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT04DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT04DTR2G reliable?

The price and inventory of 74HCT04DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT04DTR2G is usually 5 days.

3.What payment methods are accepted for 74HCT04DTR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT04DTR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT04DTR2G?

74HCT04DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT04DTR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT04DTR2G?

For technical support, including 74HCT04DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT04DTR2G requirements.

6.How does Aetrix verify that 74HCT04DTR2G is sourced from the original manufacturer or authorized distributors?

All 74HCT04DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT04DTR2G meets industry standards.

7.What is the process for return or replacement of 74HCT04DTR2G?

All 74HCT04DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT04DTR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT04DTR2G part is unused and in its original packaging.

Return procedure for 74HCT04DTR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…