Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Nexperia USA Inc. 74HCT109D,653

Name: 74HCT109D,653
Brand: Nexperia USA Inc.
SKU: 74HCT109D,653
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT109D,653

Manufacturer:: Nexperia USA Inc.

Category:: Flip Flops

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: 74HCT109D,653.pdf

Description:: IC FF JK TYPE DUAL 1BIT 16SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:18,981

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT109D,653 from Nexperia is a dual positive-edge-triggered JK flip-flop with asynchronous set (SD) and reset (RD) inputs, complementary Q/Q̅ outputs per channel, TTL-compatible input thresholds (V_IH = 2.0 V min, V_IL = 0.8 V max at V_CC = 5 V), and SO16 package. It operates from 4.5 V to 5.5 V across –40 °C to +125 °C and supports D-type operation via J–K tie. Used in synchronous logic control, state machines, and clock-domain interfacing in industrial PLC modules.

For engineers reviewing the 74HCT109D,653 datasheet, 74HCT109D,653 pinout, 74HCT109D,653 application, or 74HCT109D,653 equivalent, this page delivers verified electrical specs, SO16 terminal mapping, real-world use cases in edge-triggered sequencing, and validated alternatives for logic-level translation and timing-critical latching.

Technical Context

This device implements two independent edge-triggered JK flip-flops sharing no internal coupling-each with dedicated J, K, CP, SD, RD, Q, and Q̅ terminals. Its asynchronous SD/RD inputs override clocked behavior with active-LOW assertion and propagate output changes within 13–53 ns (t_PLH/t_PHL) depending on V_CC and temperature.

The HCT variant uses bipolar-compatible input circuitry enabling direct interface with legacy TTL families while maintaining CMOS power efficiency (I_CC ≤ 80 μA at 125 °C). Schmitt-trigger action on CP inputs tolerates slow-rising clocks, and input clamp diodes permit safe overvoltage biasing with current-limiting resistors.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - Ensures compatibility with standard 5 V TTL systems without level-shifting.
Propagation Delay (t_pd)	20 ns to 53 ns at V_CC = 4.5 V, T_A = 125 °C - Defines maximum usable clock frequency (f_max = 18 MHz min at 125 °C).
Input Thresholds	V_IH ≥ 2.0 V, V_IL ≤ 0.8 V - Guarantees reliable recognition of TTL logic levels across full temperature range.
Output Drive	±4.0 mA at V_CC = 4.5 V - Sufficient to drive 10 LS-TTL loads or terminate 50 Ω transmission lines.
Operating Temperature	–40 °C to +125 °C - Qualified for under-hood automotive control modules and industrial motor drives.
Power Dissipation	500 mW max (SO16) - Supports continuous operation in convection-cooled PCB layouts without heatsinking.
ESD Rating	HBM > 2000 V, CDM > 1000 V - Meets IEC 61000-4-2 Level 3 for robust handling in automated assembly.

Pinout & Package

74HCT109D,653 is housed in a plastic small outline package (SO16, SOT109-1) with 16 leads, 3.9 mm body width, and gull-wing terminations compatible with standard reflow profiles.

Pin/Terminal	Circuit Role	Design Meaning
1, 15 (1RD, 2RD)	Asynchronous reset input	Active-LOW; forces Q = LOW regardless of clock or J/K state - used for hard system initialization.
2, 14 (1J, 2J)	Synchronous data input	Controls next-state transition on rising CP edge per JK truth table - enables toggle, set, reset, or hold modes.
3, 13 (1K, 2K)	Synchronous data input	Paired with J to define flip-flop behavior; tied together to emulate D-type functionality.
4, 12 (1CP, 2CP)	Clock input	Positive-edge-triggered; requires stable J/K inputs ≥18 ns before edge (t_su) for deterministic operation.
5, 11 (1SD, 2SD)	Asynchronous set input	Active-LOW; forces Q = HIGH independently of clock - critical for fail-safe latch activation.
6, 10 (1Q, 2Q)	True output	Complementary to Q̅; fan-out limited to 10 LS-TTL loads or 15 pF capacitive load at 5 V.
7, 9 (1Q̅, 2Q̅)	Inverted output	Provides logical complement without external inverter - reduces component count in feedback paths.
8	GND	Reference ground plane connection; must be low-inductance path to minimize switching noise coupling.
16	V_CC	Primary supply rail; bypass capacitor (100 nF ceramic) required within 5 mm of pin for stable high-speed operation.

Key Features

Feature	Design Value
J/K inputs with toggle mode	Enables divide-by-2 counters or oscillators without external feedback - simplifies clock tree design.
TTL-compatible input thresholds	Eliminates need for level translators when interfacing with 74LS/74ALS families in mixed-logic systems.
Schmitt-trigger clock input	Accepts rise/fall times up to 120 ns (V_CC = 2.0 V) - tolerates noisy or RC-filtered clock signals.
Asynchronous set/reset independence	Permits immediate state override during fault conditions - essential for safety-critical watchdog circuits.
Clamp diode protection	Allows input biasing above V_CC using series resistors - supports open-collector bus termination schemes.

Applications

Industrial Motor Control

Programmable Logic Controller (PLC)

Use Scenario: Latching emergency stop signals and controlling sequenced actuator enable states in servo-driven CNC axes.

IC Role / Device Role / Timing Role: Dual-channel edge-triggered storage element synchronizing field I/O with CPU scan cycles while preserving state during brief power dips.

Use Value: Asynchronous SD/RD ensures immediate halt assertion; t_pd ≤ 39 ns at 125 °C guarantees deterministic response within 100 μs PLC scan windows.

Use Scenario: Implementing finite-state machines for ladder logic execution and I/O status buffering in modular rack-mounted controllers.

IC Role / Device Role / Timing Role: State register holding rung evaluation results between scan intervals; J/K flexibility supports both set-dominant and toggle-based transitions.

Use Value: TTL-level inputs interface directly with legacy 74LS-based backplane buses; SO16 footprint fits dense I/O module layouts.

Digital Power Supply Sequencing

Test Equipment Pattern Generation

Use Scenario: Coordinating startup/shutdown order of multi-rail DC-DC converters in telecom base station power systems.

IC Role / Device Role / Timing Role: Edge-triggered delay element generating staggered enable pulses with precise setup/hold margins relative to master clock.

Use Value: 18 ns t_su and 3 ns t_h at V_CC = 4.5 V ensure reliable sampling of sequencer control bits; 125 °C rating supports operation near hot VRMs.

Use Scenario: Building programmable pulse-width modulators and address strobes in automated test equipment (ATE) digital pattern generators.

IC Role / Device Role / Timing Role: Toggle-mode counter stage dividing master clock to produce variable-frequency stimulus waveforms.

Use Value: f_max ≥ 22 MHz at 85 °C enables 100+ MHz pattern rates with 2-stage division; Q/Q̅ outputs drive differential comparators without inversion logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual JK flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HCT109N	Dual in-line package (PDIP-16); higher thermal resistance (θ_JA = 70 °C/W vs. 55 °C/W for SO16); identical AC/DC specs.	Better suited for prototyping and through-hole production; unsuitable for high-density surface-mount assemblies.	Select when hand-soldering or socket-based validation is required; avoid for volume SMT manufacturing.
74LVC109PW	Lower V_CC range (1.65–3.6 V); LVCMOS input thresholds; 3.3 V only; 1.5 ns faster t_pd at 3.3 V but not 5 V compatible.	Designed for modern low-voltage FPGA/CPU I/O domains; cannot replace 74HCT109D in 5 V legacy systems.	Choose only for new 3.3 V designs requiring lower power and higher speed - not a drop-in replacement.

Compared with SN74HCT109N and 74LVC109PW, the 74HCT109D,653 uniquely balances 5 V TTL interoperability, SO16 space efficiency, and extended temperature resilience - making it the sole option for retrofitting industrial 5 V control boards with surface-mount reliability.

Availability

74HCT109D,653 is available at Aetrix Electronics and suitable for industrial motor control, programmable logic controller (PLC) modules, and digital power supply sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74HCT109D,653 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and discrete components, with roots in NXP's standard logic division and headquartered in Nijmegen, Netherlands.

The 74HCT109D,653 belongs to Nexperia's HCT logic family, engineered specifically for seamless integration between legacy TTL systems and modern CMOS-based controllers - emphasizing noise immunity, wide operating margins, and industrial-grade qualification.

FAQ

Can 74HCT109D,653 operate reliably at 5.5 V and 125 °C?

Yes. Per Table 5 and Table 7 of the official Nexperia datasheet Rev. 6 (2024), 74HCT109D,653 is fully characterized from 4.5 V to 5.5 V and –40 °C to +125 °C. Propagation delay remains ≤53 ns and supply current stays ≤80 μA at maximum stress conditions, confirming robust operation in automotive under-hood and industrial drive environments.

Is the SO16 package (SOT109-1) lead-free and RoHS-compliant?

Yes. Nexperia confirms that all 74HCT109D variants, including part number 74HCT109D,653, comply with EU RoHS Directive 2011/65/EU and are manufactured with 100 % matte tin lead finish. The SOT109-1 package uses halogen-free molding compound and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3).

What is the minimum pulse width required on CP, SD, or RD inputs?

The minimum high/low pulse width (t_W) is 18 ns at V_CC = 4.5 V and T_A = 125 °C for CP, and 16 ns for SD/RD - per Table 7, "Dynamic characteristics". Shorter pulses risk metastability or missed triggering, especially under worst-case voltage and temperature conditions.

Does 74HCT109D,653 support hot insertion or live insertion into powered backplanes?

No. The device lacks hot-swap protection circuitry such as power-up reset, I²C-style slew-rate control, or bus-hold inputs. Applying V_CC while signals are active may cause latch-up or excessive ICC due to uncontrolled input biasing - power sequencing must follow GND → V_CC → signals.

74HCT109D,653 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74HCT

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Set(Preset) and Reset

Type:: JK Type

Output Type:: Complementary

Number of Elements:: 2

Number of Bits per Element:: 1

Clock Frequency:: 55 MHz

Max Propagation Delay @ V, Max CL:: 35ns @ 4.5V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 3.5 pF

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

74HCT109D,653 FAQ

1.How can I place an order for 74HCT109D,653 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT109D,653 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT109D,653 reliable?

The price and inventory of 74HCT109D,653 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT109D,653 is usually 5 days.

3.What payment methods are accepted for 74HCT109D,653?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT109D,653 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT109D,653?

74HCT109D,653 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT109D,653 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT109D,653?

For technical support, including 74HCT109D,653 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT109D,653 requirements.

6.How does Aetrix verify that 74HCT109D,653 is sourced from the original manufacturer or authorized distributors?

All 74HCT109D,653 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT109D,653 meets industry standards.

7.What is the process for return or replacement of 74HCT109D,653?

All 74HCT109D,653 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT109D,653, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT109D,653 part is unused and in its original packaging.

Return procedure for 74HCT109D,653:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…