Nexperia USA Inc. 74HCT126D-Q100J
- Part No.:
- 74HCT126D-Q100J
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
74HCT126D-Q100J.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,463
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT126D-Q100 from Nexperia is an automotive-qualified quad 3-state buffer/line driver with TTL-compatible inputs, operating from 4.5 V to 5.5 V supply, delivering ±6 mA output drive at VCC = 4.5 V, and supporting -40 °C to +125 °C ambient temperature - used in CAN/LIN bus interface signal conditioning and ECU I/O expansion circuits.
For engineers reviewing the 74HCT126D-Q100 datasheet, 74HCT126D-Q100 pinout, 74HCT126D-Q100 application, or 74HCT126D-Q100 equivalent, key selection criteria include TTL-level input compatibility, 3-state enable timing (ten ≤ 38 ns @ VCC = 4.5 V), high-temperature operation up to +125 °C, and AEC-Q100 Grade 1 qualification for under-hood automotive use.
Technical Context
This device implements four independent non-inverting buffers, each with a dedicated active-HIGH output enable (nOE) controlling high-impedance OFF-state. Input clamp diodes allow safe interfacing to voltages exceeding VCC when used with current-limiting resistors.
It adheres to JEDEC JESD7A (2.0–6.0 V) and JESD8C (2.7–3.6 V) standards, supports CMOS-level outputs, and features HBM ESD protection >2000 V and CDM >1000 V - enabling robust operation in noisy automotive environments without external protection circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with 5 V automotive power rails and stable operation across battery voltage transients. |
| Input Logic Type | TTL-compatible - accepts standard 5 V logic thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V), eliminating level-shifting in legacy microcontroller interfaces. |
| Output Drive | ±6.0 mA @ VCC = 4.5 V - sufficient to drive 50 pF loads with <36 ns propagation delay, supporting medium-speed bus buffering. |
| Enable Timing | ten / tdis ≤ 38 ns / 42 ns @ VCC = 4.5 V - enables fast bus arbitration and dynamic line sharing in multiplexed I/O systems. |
| Operating Temperature | -40 °C to +125 °C - qualified per AEC-Q100 Grade 1, suitable for engine control units, body controllers, and ADAS sensor hubs. |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets automotive system-level ESD immunity requirements without added protection components. |
Pinout & Package
74HCT126D-Q100 uses the SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm lead pitch, surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | nOE1–nOE4 | Active-HIGH output enable inputs - each controls one buffer's 3-state output independently; tied HIGH for always-enabled operation. |
| 2, 5, 9, 12 | nA1–nA4 | Data inputs - TTL-compatible, with internal clamp diodes enabling safe overvoltage tolerance when series resistors are used. |
| 3, 6, 8, 11 | nY1–nY4 | Non-inverting buffered outputs - present high-impedance (Z) state when corresponding nOE is LOW, enabling bus contention avoidance. |
| 7 | GND | Ground reference - must be low-inductance connection to minimize switching noise coupling into logic outputs. |
| 14 | VCC | Positive supply - requires local 100 nF ceramic decoupling capacitor placed within 5 mm of the pin for stable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for automotive use from -40 °C to +125 °C, including HTOL, TC, and ESD stress testing per AEC specification. |
| TTL-compatible input thresholds | VIH ≥ 2.0 V and VIL ≤ 0.8 V @ VCC = 4.5–5.5 V - ensures interoperability with legacy 5 V microcontrollers and peripheral ICs. |
| Individual 3-state control per channel | Four independent nOE pins allow selective bus isolation - critical for shared data lines in multi-ECU networks like LIN or diagnostic buses. |
| Input clamp diodes | Enable safe interface to signals up to VCC + 0.5 V using external current-limiting resistors - reduces need for discrete protection components. |
| Low quiescent supply current | ICC ≤ 160 μA @ VCC = 5.5 V and TA = +125 °C - minimizes standby power in always-on vehicle modules. |
Applications
| Engine Control Unit (ECU) I/O Expansion | LIN Bus Transceiver Interface |
|---|---|
|
Use Scenario: Expanding GPIO count on a 32-bit MCU to manage solenoid drivers, sensor inputs, and status LEDs in compact engine bay modules. IC Role / Device Role / Timing Role: Quad buffer isolates MCU pins from noisy actuator loads while enabling bidirectional signal routing via 3-state control during diagnostics. Use Value: Eliminates need for discrete level shifters or MOSFET switches; individual nOE control allows time-multiplexed access to shared LED/solenoid driver lines. |
Use Scenario: Conditioning digital signals between a LIN master controller and multiple slave nodes in body electronics (e.g., door modules). IC Role / Device Role / Timing Role: Buffers LIN TX/RX lines and enables/disables transceiver paths during sleep/wake transitions using nOE-driven 3-state gating. Use Value: Ensures clean signal edge integrity at 19.2 kbps LIN rates while preventing bus contention during node reset sequences. |
| Automotive Instrument Cluster Display Driver | ADAS Camera Sensor Data Mux |
|
Use Scenario: Driving segmented LCD backlight controls and button scan lines in a dashboard cluster operating near HVAC ducts. IC Role / Device Role / Timing Role: Provides ESD-hardened, temperature-stable buffering for microcontroller outputs feeding display driver ICs and capacitive touch sense lines. Use Value: Maintains signal fidelity at +105 °C ambient; HBM >2000 V rating prevents latch-up during assembly handling and field ESD events. |
Use Scenario: Multiplexing parallel camera sensor outputs (e.g., two 8-bit image streams) onto a single MIPI CSI-2 bridge IC in surround-view systems. IC Role / Device Role / Timing Role: Acts as a synchronous gate for pixel clock-aligned data lanes, with nOE synchronized to frame sync signals for seamless source switching. Use Value: Propagation delay ≤36 ns and transition time ≤18 ns ensure setup/hold timing margins are preserved across 25 MHz pixel clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT125D-Q100 | Active-LOW output enable (nOE) instead of active-HIGH; identical pinout and electrical specs otherwise. | Requires inverted enable logic from host MCU - unsuitable where firmware cannot modify OE polarity without hardware redesign. | Select when existing PCB layout uses active-LOW enable signaling or when synchronizing with other HCT125-based subsystems. |
| SN74HCT126QPWRQ1 | TI's AEC-Q100 Grade 1 variant; same function but different package (TSSOP-14, SOT402-1) and slightly higher max tpd (40 ns vs. 36 ns @ VCC = 4.5 V). | Thermal resistance differs (RθJA ≈ 137 K/W vs. 110 K/W for SO14); less suitable for high-power-density layouts without thermal relief. | Prefer for designs already using TI's ecosystem or requiring TSSOP footprint compatibility; verify thermal margin at +125 °C. |
Compared with 74HCT126D-Q100, the 74HCT125D-Q100 shifts enable polarity but retains identical drive strength and temperature range, while SN74HCT126QPWRQ1 offers alternate packaging with trade-offs in thermal performance and timing consistency - both require validation of enable logic mapping and board-level thermal design.
Availability
74HCT126D-Q100 is available at Aetrix Electronics and suitable for automotive engine control units, LIN bus interface modules, and instrument cluster display subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HCT126D-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, high-reliability logic, analog, and discrete components - founded in 2017 as a spin-off from NXP, now serving automotive, industrial, and consumer markets.
This device belongs to Nexperia's Automotive Logic portfolio, designed specifically for AEC-Q100-compliant signal conditioning, bus interfacing, and I/O expansion in harsh-environment electronic control units.
FAQ
Is 74HCT126D-Q100 pin-compatible with standard 74HCT126 devices?
Yes - it shares identical SO14 (SOT108-1) pinout, electrical characteristics, and functional behavior with non-automotive 74HCT126 variants. The "-Q100" suffix denotes AEC-Q100 qualification and extended temperature screening, not physical or logical changes.
Can 74HCT126D-Q100 operate at 3.3 V supply?
No - its recommended VCC range is strictly 4.5 V to 5.5 V. At 3.3 V, input thresholds fall outside TTL specification (VIH min = 2.0 V becomes marginal), and output drive degrades below usable levels; use 74LVC126 or 74ALVC126 for 3.3 V systems.
What is the maximum capacitive load this device can drive reliably?
It is characterized for CL = 50 pF in dynamic tests, with tpd ≤ 36 ns and tt ≤ 18 ns at VCC = 4.5 V. Driving >75 pF may exceed transition time limits and increase ground bounce; add series termination or reduce trace length for heavier loads.
Does this part support hot-swap or live-insertion?
No - it lacks powered-off protection or IOFF isolation. Applying signals to inputs or outputs while VCC is unpowered risks forward-biasing internal clamp diodes and causing excessive current flow; always power VCC before asserting signals.
74HCT126D-Q100J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 6mA, 6mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
74HCT126D-Q100J FAQ
1.How can I place an order for 74HCT126D-Q100J through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT126D-Q100J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT126D-Q100J reliable?
The price and inventory of 74HCT126D-Q100J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT126D-Q100J is usually 5 days.
3.What payment methods are accepted for 74HCT126D-Q100J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT126D-Q100J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT126D-Q100J?
74HCT126D-Q100J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT126D-Q100J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT126D-Q100J?
For technical support, including 74HCT126D-Q100J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT126D-Q100J requirements.
6.How does Aetrix verify that 74HCT126D-Q100J is sourced from the original manufacturer or authorized distributors?
All 74HCT126D-Q100J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT126D-Q100J meets industry standards.
7.What is the process for return or replacement of 74HCT126D-Q100J?
All 74HCT126D-Q100J units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT126D-Q100J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT126D-Q100J part is unused and in its original packaging.
Return procedure for 74HCT126D-Q100J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT126D-Q100J Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

