Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74HCT126N,652

Name: 74HCT126N,652
Brand: NXP Semiconductors
SKU: 74HCT126N,652
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT126N,652

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: 74HCT126N,652.pdf

Description:: IC BUFFER NON-INVERT 5.5V 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,398

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT126N,652 from NXP Semiconductors is a quad 3-state non-inverting buffer/line driver with TTL-compatible inputs, operating from 4.5 V to 5.5 V supply, delivering ±6 mA output drive at V_CC = 4.5 V, and specified for −40 °C to +125 °C industrial temperature range. It enables bidirectional bus control in microcontroller peripheral interfaces and legacy logic systems.

For engineers reviewing the 74HCT126N,652 datasheet, 74HCT126N,652 pinout, 74HCT126N,652 application, or 74HCT126N,652 equivalent, key selection criteria include TTL-level input compatibility, 3-state enable timing (t_en/t_dis ≤ 38 ns at 125 °C), low static current (I_CC ≤ 160 µA), and DIP14 package suitability for through-hole prototyping and industrial control PCBs.

Technical Context

The 74HCT126N,652 implements four independent buffer channels, each with active-HIGH output enable (nOE) controlling high-impedance tri-state outputs. Input clamp diodes allow safe interfacing to voltages exceeding V_CC when used with current-limiting resistors.

It adheres to JEDEC standard no. 7A and delivers guaranteed DC performance across −40 °C to +125 °C: VIH ≥ 2.0 V, VIL ≤ 0.8 V, VOH ≥ 3.7 V (IO = −6 mA), VOL ≤ 0.4 V (IO = 6 mA), and input leakage ≤ ±1.0 µA at V_CC = 5.5 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	4.5 V to 5.5 V - Ensures compatibility with 5 V TTL and mixed-voltage logic systems without level shifters.
Input logic level	TTL-compatible - Accepts standard 5 V TTL thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V), eliminating need for external translation.
Output drive	±6 mA at V_CC = 4.5 V - Sufficient to drive 10 LSTTL loads or terminate short PCB traces without buffering.
Propagation delay	≤ 36 ns max at 125 °C - Enables reliable operation in real-time control loops with sub-28 MHz timing margins.
Enable/disable time	t_en/t_dis ≤ 38 ns at 125 °C - Supports fast bus arbitration and dynamic peripheral multiplexing in embedded systems.
Operating temperature	−40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLC I/O, and power supply monitoring circuits.
ESD protection	HBM > 2000 V, MM > 200 V - Provides robust handling during manual assembly and field service without additional protection circuitry.

Pinout & Package

DIP14 plastic dual in-line package (SOT27-1), 300 mil width, through-hole mount, 14-pin layout with 0.1 inch pitch and standard 0.3 inch row spacing.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 10, 13	1OE, 2OE, 3OE, 4OE	Active-HIGH output enable - Each controls one buffer's 3-state output independently; tied HIGH for always-on operation.
2, 5, 9, 12	1A, 2A, 3A, 4A	Data inputs - TTL-compatible inputs accept 0–5 V signals directly; clamp diodes permit overvoltage-safe interface design.
3, 6, 8, 11	1Y, 2Y, 3Y, 4Y	Non-inverting buffered outputs - Deliver rail-to-rail logic levels with ±6 mA sink/source capability into capacitive or resistive loads.
7	GND	Ground reference - Must be connected to system 0 V plane; decoupling capacitor recommended adjacent to Pin 7.
14	V_CC	Positive supply - Requires local 100 nF ceramic decoupling between Pins 14 and 7 to suppress switching noise.

Key Features

Feature	Design Value
TTL-compatible inputs	Guaranteed VIH ≥ 2.0 V and VIL ≤ 0.8 V at V_CC = 4.5–5.5 V - Eliminates need for external level translators when interfacing with legacy 5 V microcontrollers or FPGAs.
High-impedance 3-state outputs	IOZ ≤ ±10 µA at V_CC = 5.5 V - Ensures clean bus isolation during multi-driver contention, preventing signal corruption on shared data lines.
Wide temperature operation	Specified from −40 °C to +125 °C - Validated for use in engine control units, motor drives, and industrial automation where ambient extremes occur.
Input clamp diodes	Enables safe interface to voltages > V_CC using series current-limiting resistors - Permits direct connection to 12 V sensor outputs or open-collector signals without damage.
JEDEC 7A compliance	Meets industry-standard pinout, timing, and electrical behavior for interoperability with other 74-series logic families - Simplifies drop-in replacement and schematic reuse.

Applications

Industrial PLC I/O Expansion	Microcontroller Bus Isolation
Use Scenario: Adding discrete digital I/O points to a programmable logic controller via backplane or ribbon cable. IC Role / Device Role / Timing Role: Buffering and enabling/disabling I/O signals to prevent bus contention during hot-swap or module reconfiguration. Use Value: 3-state control allows seamless insertion/removal of I/O modules while maintaining signal integrity on shared data/address buses.	Use Scenario: Connecting multiple peripherals (ADCs, DACs, EEPROMs) to a single microcontroller SPI or parallel bus. IC Role / Device Role / Timing Role: Acting as a directional bus driver with per-channel enable to isolate inactive devices and reduce capacitive loading. Use Value: Propagation delay ≤ 36 ns and enable time ≤ 38 ns ensure deterministic timing in real-time firmware-driven peripheral access sequences.
Legacy System Logic Interface	Power Supply Monitoring Interface
Use Scenario: Interfacing modern microcontrollers with older TTL-based instrumentation or test equipment. IC Role / Device Role / Timing Role: Level-shifting and buffering between 3.3 V MCU GPIO and 5 V TTL logic rails without external components. Use Value: TTL-compatible inputs eliminate external pull-up networks or level translators, reducing BOM count and board area in retrofit designs.	Use Scenario: Conditioning fault signals (overvoltage, overtemperature) from analog monitoring circuits before feeding to MCU interrupt pins. IC Role / Device Role / Timing Role: Providing noise-immune, slew-controlled digital output with defined VIH/VIL thresholds and clamped inputs for sensor interface safety. Use Value: Input clamp diodes and guaranteed VIH ≥ 2.0 V allow direct connection to comparator outputs referenced to 12 V supplies, avoiding extra protection diodes.

Industrial PLC I/O Expansion

Microcontroller Bus Isolation

Use Scenario: Adding discrete digital I/O points to a programmable logic controller via backplane or ribbon cable.

IC Role / Device Role / Timing Role: Buffering and enabling/disabling I/O signals to prevent bus contention during hot-swap or module reconfiguration.

Use Value: 3-state control allows seamless insertion/removal of I/O modules while maintaining signal integrity on shared data/address buses.

Use Scenario: Connecting multiple peripherals (ADCs, DACs, EEPROMs) to a single microcontroller SPI or parallel bus.

IC Role / Device Role / Timing Role: Acting as a directional bus driver with per-channel enable to isolate inactive devices and reduce capacitive loading.

Use Value: Propagation delay ≤ 36 ns and enable time ≤ 38 ns ensure deterministic timing in real-time firmware-driven peripheral access sequences.

Legacy System Logic Interface

Power Supply Monitoring Interface

Use Scenario: Interfacing modern microcontrollers with older TTL-based instrumentation or test equipment.

IC Role / Device Role / Timing Role: Level-shifting and buffering between 3.3 V MCU GPIO and 5 V TTL logic rails without external components.

Use Value: TTL-compatible inputs eliminate external pull-up networks or level translators, reducing BOM count and board area in retrofit designs.

Use Scenario: Conditioning fault signals (overvoltage, overtemperature) from analog monitoring circuits before feeding to MCU interrupt pins.

IC Role / Device Role / Timing Role: Providing noise-immune, slew-controlled digital output with defined VIH/VIL thresholds and clamped inputs for sensor interface safety.

Use Value: Input clamp diodes and guaranteed VIH ≥ 2.0 V allow direct connection to comparator outputs referenced to 12 V supplies, avoiding extra protection diodes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HCT126N	TI variant with identical pinout, TTL input thresholds, and −40 °C to +85 °C rating; t_pd ≤ 24 ns at 25 °C (vs. 20 ns typ for NXP).	Limited to +85 °C ambient - unsuitable for under-hood or high-temp industrial enclosures requiring +125 °C operation.	Select when cost sensitivity outweighs extended temperature requirement and TI supply chain preference applies.
74HCT125N,652	NXP inverting quad buffer (74HCT125) with same DIP14 package, temperature range, and electrical specs except inverted outputs.	Requires logic inversion in firmware or upstream logic - not suitable for non-inverting signal paths without redesign.	Choose only if system architecture explicitly requires inverted enable or data polarity; otherwise avoid due to functional mismatch.

Compared with SN74HCT126N and 74HCT125N,652, the 74HCT126N,652 uniquely combines +125 °C qualification, non-inverting functionality, and NXP's validated DIP14 mechanical reliability-making it optimal for long-lifecycle industrial control hardware where thermal margin and signal integrity are non-negotiable.

Availability

74HCT126N,652 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller bus isolation, and legacy system logic interface requiring stable component supply across extended temperature ranges and long production cycles.

Supply support for 74HCT126N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in logic, interface, and power management ICs.

The 74HCT126N,652 belongs to NXP's legacy 74HCT logic family, designed specifically for robust, pin-compatible interoperability with TTL systems while delivering CMOS power efficiency and wide-temperature reliability.

FAQ

What is the maximum supply voltage rating for the 74HCT126N,652?

The 74HCT126N,652 has an absolute maximum supply voltage (V_CC) of +7 V, but its recommended operating range is strictly 4.5 V to 5.5 V. Operation outside this range may cause undefined logic behavior or accelerated parametric drift, and sustained exposure above 5.5 V voids guaranteed performance per the NXP datasheet Rev. 3 (2014). The 74HCT126N,652 must be powered within 4.5–5.5 V for compliant TTL-level input recognition and output drive specification.

Does the 74HCT126N,652 support 3.3 V logic inputs?

No, the 74HCT126N,652 does not reliably recognize 3.3 V as a valid HIGH input level. Its guaranteed VIH minimum is 2.0 V at V_CC = 4.5–5.5 V, but typical operation requires ≥2.4 V for noise margin. A 3.3 V CMOS output may function intermittently but falls below the guaranteed VIH spec and risks misinterpretation as LOW under voltage droop or temperature variation. For 3.3 V systems, the 74HC126N,652 (CMOS-input variant) or level-shifting circuitry is required instead of the 74HCT126N,652.

What is the output current capability of the 74HCT126N,652 at V_CC = 5.0 V?

At V_CC = 5.0 V, the 74HCT126N,652 delivers ±6.0 mA output current per channel (IO = ±6 mA) while maintaining VOL ≤ 0.4 V and VOH ≥ 3.7 V across −40 °C to +125 °C. This is verified in Table 6 of the NXP datasheet under "74HCT126" static characteristics. The 74HCT126N,652 sustains this drive strength without derating up to +125 °C, making it suitable for driving moderate capacitive loads or multiple LSTTL inputs in harsh environments.

Can the 74HCT126N,652 be used in automotive under-hood applications?

The 74HCT126N,652 is rated for −40 °C to +125 °C operation and meets JEDEC 7A standards, but it is explicitly designated as a non-automotive qualified product by NXP. It lacks AEC-Q100 qualification, automotive-grade screening, and failure-in-time (FIT) rate validation. While its temperature range overlaps under-hood requirements, the 74HCT126N,652 must not be deployed in safety-critical or ASIL-assigned automotive systems without additional customer-level qualification and risk mitigation. Use only in non-safety-constrained auxiliary functions with full responsibility assumed by the designer.

How does the input clamping diode feature benefit circuit design with the 74HCT126N,652?

The integrated input clamp diodes in the 74HCT126N,652 allow safe interface to voltages exceeding V_CC (e.g., 12 V sensor outputs) when used with external series current-limiting resistors. This eliminates the need for discrete protection diodes or voltage dividers, simplifying front-end conditioning for industrial analog sensors or open-collector signals. The diodes conduct only when VI < −0.5 V or VI > V_CC + 0.5 V, and the 74HCT126N,652 specifies ±20 mA maximum clamping current - enabling robust, compact interface design without compromising signal fidelity or reliability.

74HCT126N,652 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74HCT

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 6mA, 6mA

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-DIP

74HCT126N,652 FAQ

1.How can I place an order for 74HCT126N,652 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT126N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT126N,652 reliable?

The price and inventory of 74HCT126N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT126N,652 is usually 5 days.

3.What payment methods are accepted for 74HCT126N,652?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT126N,652 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT126N,652?

74HCT126N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT126N,652 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT126N,652?

For technical support, including 74HCT126N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT126N,652 requirements.

6.How does Aetrix verify that 74HCT126N,652 is sourced from the original manufacturer or authorized distributors?

All 74HCT126N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT126N,652 meets industry standards.

7.What is the process for return or replacement of 74HCT126N,652?

All 74HCT126N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT126N,652, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT126N,652 part is unused and in its original packaging.

Return procedure for 74HCT126N,652:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…