Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

NXP Semiconductors 74HCT132N,652

Name: 74HCT132N,652
Brand: NXP Semiconductors
SKU: 74HCT132N,652
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74HCT132N,652

Manufacturer:: NXP Semiconductors

Category:: Gates and Inverters

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: 74HCT132N,652.pdf

Description:: IC GATE NAND 4CH 2-INP 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,334

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74HCT132N,652 from NXP Semiconductors is a quad 2-input NAND gate with Schmitt trigger inputs, designed for noise-immune signal conditioning in digital logic interfaces. It operates from 4.5 V to 5.5 V, features input hysteresis (V_H = 0.4 V min at V_CC = 4.5 V), propagation delay of 20 ns typical, and is pin-compatible with LSTTL. It is used in waveform shaping and relaxation oscillator circuits.

For engineers reviewing the 74HCT132N,652 datasheet, 74HCT132N,652 pinout, 74HCT132N,652 application, or 74HCT132N,652 equivalent, this page delivers verified electrical parameters, DIP14 package details, TTL-level interface capability, Schmitt-trigger threshold behavior, and real-world multivibrator design context - all confirmed from NXP's Rev. 3 product data sheet.

Technical Context

The 74HCT132N,652 implements four independent NAND gates, each with asymmetric input thresholds (V_T+ = 1.2 V min, V_T− = 0.5 V max at V_CC = 4.5 V) enabling clean edge regeneration from slow or noisy signals. Its CMOS output stage drives ±4 mA at V_CC = 4.5 V with rail-to-rail swing.

Input clamp diodes allow safe interfacing to voltages exceeding V_CC when current-limiting resistors are used. The device complies with JEDEC Std 7A and supports operation from −40 °C to +125 °C in the plastic DIP14 package (SOT27-1).

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NAND with Schmitt-trigger inputs - enables noise rejection and stable switching on slow-rising signals
Supply Voltage Range	4.5 V to 5.5 V - compatible with standard 5 V TTL systems without level-shifting
Propagation Delay	20 ns typical (V_CC = 4.5 V, C_L = 50 pF) - supports reliable timing in astable/monostable multivibrators up to ~10 MHz
Input Hysteresis	0.4 V minimum at V_CC = 4.5 V - ensures ≥400 mV noise margin between rising/falling input thresholds
Output Drive	±4.0 mA at V_CC = 4.5 V - sufficient to directly drive multiple 74-series TTL inputs or small capacitive loads
Operating Temperature	−40 °C to +125 °C - qualified for industrial and extended-temperature embedded control applications
ESD Protection	HBM >2000 V, MM >200 V - provides robust handling during board assembly and system integration

Pinout & Package

74HCT132N,652 is supplied in a 14-lead plastic dual in-line package (DIP14, SOT27-1), 300 mil width, with through-hole mounting and standard 2.54 mm lead pitch.

Pin/Terminal	Circuit Role	Design Meaning
1, 4, 9, 12	Input A (nA)	First input per NAND gate; accepts TTL-compatible logic levels (0.8 V/2.0 V thresholds)
2, 5, 10, 13	Input B (nB)	Second input per NAND gate; Schmitt-triggered for noise immunity and monotonic transition
3, 6, 8, 11	Output Y (nY)	Active-low NAND output; rail-to-rail CMOS swing, capable of sourcing/sinking 4 mA
7	GND	Ground reference (0 V); must be low-impedance connection to minimize switching noise
14	V_CC	Positive supply (4.5–5.5 V); decoupling capacitor (100 nF) recommended near pin

Key Features

Feature	Design Value
TTL-Compatible Inputs	Input thresholds (V_T+/V_T−) aligned to 5 V TTL logic levels - eliminates need for external level shifters
Input Clamp Diodes	Integrated protection diodes allow safe interface to voltages > V_CC using series current-limiting resistors
Low Power Consumption	Typical I_CC = 2.0 µA at V_CC = 5.5 V - suitable for battery-backed or low-quiescent systems
Wide Temp Range	Specified from −40 °C to +125 °C - supports deployment in motor controls, power supplies, and industrial PLCs
JEDEC 7A Compliance	Meets industry-standard pinout and functional definition for quad NAND Schmitt triggers - ensures interoperability

Applications

Waveform Shaping	Astable Multivibrator
Use Scenario: Converting noisy or slowly varying analog sensor outputs (e.g., thermistor-based temperature monitoring) into clean digital logic edges. IC Role / Device Role / Timing Role: Schmitt-trigger NAND gate acting as a noise-immune signal conditioner and edge regenerator. Use Value: Eliminates false triggering caused by EMI or slow RC rise times; enables reliable microcontroller interrupt generation from analog sources.	Use Scenario: Generating continuous square-wave clock signals for LED flashers, tone generators, or test equipment timing references. IC Role / Device Role / Timing Role: Two cross-coupled 74HCT132N,652 gates forming a self-oscillating relaxation oscillator. Use Value: Frequency set by external R/C components (e.g., 10 kΩ + 100 nF ≈ 1 kHz); no external timing IC required.
Monostable Multivibrator	Power-On Reset Conditioning
Use Scenario: Creating precise, jitter-free one-shot pulses in response to manual push-button inputs or asynchronous event triggers. IC Role / Device Role / Timing Role: Single 74HCT132N,652 gate configured with RC network to generate fixed-duration output pulse. Use Value: Pulse width determined by R×C time constant (e.g., 1 MΩ × 100 nF = 100 ms); immune to contact bounce due to hysteresis.	Use Scenario: Debouncing and stabilizing microcontroller reset lines during power-up sequences in embedded controllers. IC Role / Device Role / Timing Role: Input Schmitt trigger filtering slow-rising V_CC ramp to produce clean, glitch-free active-low reset assertion. Use Value: Prevents premature MCU execution before supply stabilization; eliminates need for discrete RC+buffer solutions.

Waveform Shaping

Astable Multivibrator

Use Scenario: Converting noisy or slowly varying analog sensor outputs (e.g., thermistor-based temperature monitoring) into clean digital logic edges.

IC Role / Device Role / Timing Role: Schmitt-trigger NAND gate acting as a noise-immune signal conditioner and edge regenerator.

Use Value: Eliminates false triggering caused by EMI or slow RC rise times; enables reliable microcontroller interrupt generation from analog sources.

Use Scenario: Generating continuous square-wave clock signals for LED flashers, tone generators, or test equipment timing references.

IC Role / Device Role / Timing Role: Two cross-coupled 74HCT132N,652 gates forming a self-oscillating relaxation oscillator.

Use Value: Frequency set by external R/C components (e.g., 10 kΩ + 100 nF ≈ 1 kHz); no external timing IC required.

Monostable Multivibrator

Power-On Reset Conditioning

Use Scenario: Creating precise, jitter-free one-shot pulses in response to manual push-button inputs or asynchronous event triggers.

IC Role / Device Role / Timing Role: Single 74HCT132N,652 gate configured with RC network to generate fixed-duration output pulse.

Use Value: Pulse width determined by R×C time constant (e.g., 1 MΩ × 100 nF = 100 ms); immune to contact bounce due to hysteresis.

Use Scenario: Debouncing and stabilizing microcontroller reset lines during power-up sequences in embedded controllers.

IC Role / Device Role / Timing Role: Input Schmitt trigger filtering slow-rising V_CC ramp to produce clean, glitch-free active-low reset assertion.

Use Value: Prevents premature MCU execution before supply stabilization; eliminates need for discrete RC+buffer solutions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad NAND Schmitt trigger applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74HC132N,652	CMOS-input thresholds (V_T+ ≈ 1.7 V at V_CC = 4.5 V); wider V_CC range (2–6 V)	Better suited for mixed-voltage systems or battery-powered designs operating below 4.5 V	Select when supply voltage may drop below 4.5 V or when interfacing to HC-family logic
SN74LV132APWR	Lower V_CC range (2–5.5 V); higher drive (±12 mA); different pinout (TSSOP-14 only)	Requires PCB redesign; preferred where higher fan-out or LV logic compatibility is needed	Choose for new designs requiring stronger output drive or 2 V operation, but not as drop-in replacement

Compared with 74HC132N,652 and SN74LV132APWR, the 74HCT132N,652 offers optimal TTL-level compatibility at 5 V with proven DIP14 through-hole reliability, making it ideal for legacy industrial controls and prototyping where pinout stability and noise immunity are prioritized over ultra-low voltage operation or high-speed fan-out.

Availability

74HCT132N,652 is available at Aetrix Electronics and suitable for industrial control panels, sensor interface modules, and embedded timing circuits requiring stable component supply across extended temperature ranges.

Supply support for 74HCT132N,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.

The 74HCT132N,652 belongs to NXP's legacy 74HCT logic family, engineered specifically for robust 5 V TTL-compatible digital interfacing with enhanced noise immunity and wide-temperature operation.

FAQ

What is the input hysteresis voltage of the 74HCT132N,652?

The 74HCT132N,652 has a minimum input hysteresis voltage (V_H) of 0.4 V at V_CC = 4.5 V, defined as the difference between positive-going (V_T+ = 1.2 V min) and negative-going (V_T− = 0.5 V max) input thresholds. This hysteresis ensures reliable switching in noisy environments and prevents oscillation on slow input transitions - a core design feature confirmed in NXP's Rev. 3 datasheet Table 10.

Can the 74HCT132N,652 operate at 3.3 V supply?

No, the 74HCT132N,652 is not specified for 3.3 V operation. Its recommended V_CC range is strictly 4.5 V to 5.5 V per Table 5 of the NXP datasheet. At 3.3 V, input thresholds become undefined and output drive degrades significantly. For 3.3 V systems, consider the 74LVC132 or SN74LV132 instead - the 74HCT132N,652 requires a 5 V rail to meet its TTL-compatible interface specification.

Is the 74HCT132N,652 pin-compatible with the 74HC132N,652?

Yes, the 74HCT132N,652 is fully pin-compatible with the 74HC132N,652 - both share identical DIP14 (SOT27-1) pinout, terminal functions, and package dimensions. However, they differ electrically: the 74HCT132N,652 uses TTL-compatible input thresholds, while the 74HC132N,652 uses CMOS thresholds. Swapping them requires verifying input signal levels and supply voltage compliance.

What is the maximum output current rating for the 74HCT132N,652?

The 74HCT132N,652 is rated for ±4.0 mA output current per gate at V_CC = 4.5 V, as specified in Table 6 (Static Characteristics) of the NXP datasheet. Exceeding this value risks violating VOL/VOL limits and thermal derating. For higher drive requirements, parallel outputs or buffer stages are recommended - the 74HCT132N,652 is optimized for logic interfacing, not power switching.

Does the 74HCT132N,652 include input protection diodes?

Yes, the 74HCT132N,652 integrates input clamp diodes to GND and V_CC, as stated in the General Description section of the NXP datasheet. These diodes enable safe interfacing to voltages exceeding V_CC when used with appropriate series current-limiting resistors - a key feature for robust industrial signal conditioning where overvoltage transients may occur.

74HCT132N,652 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74HCT

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: Schmitt Trigger

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.5V ~ 0.6V

Input Logic Level - High:: 1.9V ~ 2.1V

Max Propagation Delay @ V, Max CL:: 33ns @ 4.5V, 50pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-DIP

74HCT132N,652 FAQ

1.How can I place an order for 74HCT132N,652 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74HCT132N,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74HCT132N,652 reliable?

The price and inventory of 74HCT132N,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT132N,652 is usually 5 days.

3.What payment methods are accepted for 74HCT132N,652?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT132N,652 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74HCT132N,652?

74HCT132N,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74HCT132N,652 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74HCT132N,652?

For technical support, including 74HCT132N,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT132N,652 requirements.

6.How does Aetrix verify that 74HCT132N,652 is sourced from the original manufacturer or authorized distributors?

All 74HCT132N,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT132N,652 meets industry standards.

7.What is the process for return or replacement of 74HCT132N,652?

All 74HCT132N,652 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT132N,652, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74HCT132N,652 part is unused and in its original packaging.

Return procedure for 74HCT132N,652:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…